

SC2154Q Type-C and Dual DPDM Fast Charge Controller

1 Description

SC2154Q is a Type-C and DPDM fast charge controller for automotive fast charge applications. It complies with the latest Type-C standards and supports the proprietary high voltage fast charge protocols with dual DPDM interfaces. It targets for the application with the power delivery up to 27W.

SC2154Q minimizes external components by integrating USB PD baseband PHY, Type-C detection, dual DPDM PHYs, VBUS discharging paths, VCONN supply, voltage and current sense, 10-bit high performance ADC, dual 10-bit DACs, NMOS gate driver, I2C interface and protection circuits, which provides cost effective solutions to many applications.

SC2154Q supports various protection mechanisms including Over Voltage Protection (OVP), Under Voltage Protection (UVP), Over Current Protection (OCP), Short Circuit Protection (SCP), Over Temperature Protection (OTP), DPDM Over Voltage Protection (DPDM OVP), CC Over Voltage Protection (CCOVP), VCONN Over Current (VCONN OCP) and VCONN Short Protection (VCONN SCP), so to effectively ensure stable and reliable operation of system.

The SC2154Q is available in 32-pin QFN package.

2 Features

- **AEC-Q100**
 - AEC-Q100 Qualified for automotive applications
- **USB Type-C Output**
 - Support Type-C DFP/Source role
 - Comply with the PD3.1 protocol specification

3 Applications

- Car chargers

- Support SOP' message to meet the requirement of e-marker application
- Integrate VCONN
- **USB Type-A Output**
 - Support Apple 2.4A, BC1.2, DCP, CDP, FC2.0, FC3.0, AFC, FCP and other mainstream protocols
 - Support CDP configuration for data transmission application
- **Power Output Control**
 - Wide operation range: 3V to 12V (13.5V tolerant)
 - Support external resistance to set the maximum output power
 - Support power limit for over-temperature condition
 - Power delivery level is as follows
 - 5V3A 9V3A for 27W applications
 - 5V3A 9V2.2A for 20W applications
 - 5V3A 9V2A for 18W applications
- **Analog Block**
 - Support FB interface for DCDC output regulation
 - Dual DACs for CC/CV loop.
 - 10-bit ADC to monitor the voltage / current / DPDM/ other signals
 - Integrated high side current sense amplifier
 - Integrated NMOS gate driver
 - Integrated VBUS discharging paths
 - Integrated temperature sense module
- **Protections**
 - 13.5V tolerant for CC1 and CC2
 - 12V tolerant for DP and DM
 - VIN OVP, VIN UVP
 - On chip OVP, UVP, SCP, VCONN OVP, VCONN OCP, VCONN SCP, OTP, DPDM OVP, CC OVP
- **Package**
 - 32-pin QFN, 4mm x 4mm x 0.75mm


4 Device Information

Part Number	Package	Body Size
SC2154QQDER	QFN32	4mm x 4mm x 0.75mm



5 Typical Application Diagram


QFN-32 Application Diagram





6 Terminal Configuration and Functions

TOP VIEW of SC2154Q (QFN-32)



TERMINAL		I/O	DESCRIPTION
NUMBER	NAME		
1	NC	-	No connect
2	VSS	I/O	Ground of IC
3	VDD5V	O	Output of 5V LDO. Provide power supply for internal circuits. Connect a 2.2uF capacitor to ground
4	NC	-	No connect
5	FBS	I	This pin is used to set the bias current when FB control is used to adjust the output voltage of power IC. Connect a resistor between this pin and ground. Leave this pin floating if FB control is not used
6	FB	I	If FB control is adopted to adjust the output voltage of the power IC, connect this pin to the feedback divider of the power IC. If FB control is not adopted, leave this pin floating
7	NTC	I	Connect NTC resistor from this pin to GND
8	SCL	I	I2C interface for test, clock line



9	SDA	I/O	I2C interface for test, data line
10	COMP	I/O	If FB control is adopted to adjust the output voltage of the power IC, connect a capacitor to this pin to compensate CC loop
11	SCL_SLAVE	I/O	I2C slave interface for multi-port application, clock line
	NCDP	I	BC1.2 function configuration. If CDP function is broadcast on DPDM, connect this pin to GND. If DCP function is broadcast on DPDM, left this pin floating. This configuration is available when NROLE_SLAVE connect to GND
12	SDA_SLAVE	I	I2C slave interface for multi-port application, data line
	CC1_AT	I/O	Plug orient indication. High level indicates that CC1 is attached and low level indicates that CC2 is attached. This configuration is available when NROLE_SLAVE connect to GND
13	PDO	I	Power data object setting pin2. Connect a resistor from this pin to ground for firmware setting the output power, 10k Ω for 27W application, 12k for 18W application and 14k for 20W application
14	NC	-	No connect
15	VIN_SENSE	I	VIN voltage sense pin
16	NC	-	No connect
17	PO_EN	I/O	Power output enable control pin
18	NROLE_SLAVE	I	I2C role configuration for multi-port application, internal pulled up. I2C mater function is enable by left this pin floating and connect to GND for I2C slave
19	NUSBA	I/O	A/C mode select, internal pulled up. Connect this pin to GND for Type-A mode and left this pin floating for Type-C mode. If SC2154Q enters Type-C mode, CC function is enabled and NMOS driver is always off other than device attachment is detected. If SC2154Q enters Type-A mode, CC function is disabled and NMOS driver is always on.
20	SCL_M	I/O	I2C interface for multi-port application. Clock line
21	SDA_M	I/O	I2C interface for multi-port application. Data line
22	NC	-	No connect
23	VBUS	I	Connected to the output of DCDC . It can discharge the output capacitor and could be used to sense VBUS voltage
24	DM	I/O	DM line of fast charging interface
25	DP	I/O	DP line of fast charging interface
26	CC2	I/O	Type-C configure channel2. It also supports VCONN output
27	CC1	I/O	Type-C configure channel1. It also supports VCONN output
28	VBUS_MON	I	Connected to the VBUS line of the USB Type-C port. It can discharge the output capacitor and could be used to sense VBUS voltage of Type-C port



29	NGATE	O	Load switch (NMOS) driver
30	SNSN	I	Negative input of the internal current sense amplifier. Connect to the high side current sense resistor for the Type-C port
31	SNSP	I	Positive input of the internal current sense amplifier. Connect to the high side current sense resistor for the Type-C port
32	VBUS_PWR	I	IC supply input. It supports more than 100mA discharging capability for the internal VBUS capacitor and could be used to sense VBUS voltage
33	Thermal Pad	-	Connect this pad to VSS



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

		MIN	MAX	Unit
Voltage range at terminals ⁽²⁾	ISO_NGATE	-0.3	20	V
	VBUS_PWR, VBUS_MON, SNSP, SNSN, CC1, CC2, VBUS	-0.3	13.5	V
	DP, DM	-0.3	12	V
	Other pins	-0.3	5.5	V
T _J	Operating junction temperature range	-40	150	°C
T _{stg}	Storage temperature range	-65	150	°C

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

7.2 Thermal Information

THERMAL RESISTANCE ⁽¹⁾		QFN-16 (4mmX4mm)	UNIT
θ _{JA}	Junction to ambient thermal resistance	52	°C/W
θ _{JC}	Junction to case thermal resistance	23	°C/W

7.3 Handling Ratings

PARAMETER	DEFINITION		MIN	MAX	UNIT
ESD ⁽¹⁾	Human body model (HBM) ESD stress voltage ⁽²⁾	All pins	-2	2	kV
	Charged device model (CDM) ESD stress voltage ⁽³⁾	All pins	-750	750	V

(1) Electrostatic discharge (ESD) to measure device sensitivity and immunity to damage caused by assembly line electrostatic discharges into the device.

(2) Level listed above is the passing level per ANSI, ESDA, and JEDEC JS-001. JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(3) Level listed above is the passing level per EIA-JEDEC JESD22-C101. JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.4 Recommended Operating Conditions

		MIN	TYP	MAX	UNIT
V _{BUS_PWR}	VBUS_PWR operation voltage	3.0		12	V
C _{VBUS_MON}	Bulk capacitor at VBUS_MON pin	1		10	μF
C _{VDD5V}	Capacitor at VDD5V pin	2.2			μF
R _{SNS}	Sense resistor between CS+ and CS- pins	3	5	10	mΩ
T _A	Operating ambient temperature	-40		125	°C



T _j	Operating junction temperature	-40		125	°C
----------------	--------------------------------	-----	--	-----	----

(1) It is recommended to add external discharge circuit on VBUS_PWR, if the bulk capacitance at VBUS_PWR node is higher than 1600μF.



7.5 Electrical Characteristics

T_J= 25°C unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY VOLTAGE						
V _{BUS_PWR}	VBUS_PWR supply range		3.0		13.5	V
V _{BUS_PWR_POR}	VBUS_PWR power on threshold	VBUS_PWR rising threshold		2.9	3.0	V
V _{BUS_PWR_UVLO}	VBUS_PWR UVLO threshold	VBUS_PWR falling threshold	2.6	2.7	2.8	V
I _{q_AVR}	Average quiescent current in active mode	VBUS_PWR=5V		3		mA
5V LDO						
V _{LDO_5V}	5V LDO regulation voltage	VBUS_PWR = 5.5V~20V	4.9	5	5.1	V
V _{LDO_DROP}	5V LDO drop out voltage	V _{BUS_PWR} -V _{LDO5V} , I _{OUT} = 50 mA			150	mV
I _{LDO_LIMIT}	LDO current limit	V _{BUS_PWR} = 5V	90	100	120	mA
DISCHARGE						
I _{DIS_VBUS_PWR}	Discharging current at VBUS_PWR	Register-Programmable	25		150	mA
R _{DCHG_VBUS_MON}	Discharging resistor at VBUS_MON			1	1.4	kΩ
R _{DCHG_VBUSA}	Discharging resistor at VBUSA			1	1.4	kΩ
NMOS GATE DRIVER						
V _{DRV}	Driving voltage	V _{GATE} -V _{BUS_MON} , VBUS_PWR ≥ 3.3V		5		V
V _{CLAMP_GS}	Driver clamp voltage	V _{GATE} -V _{BUS_MON}		7		V
R _{DRIVE_UP}	Driver pull up resistance	VBUS_PWR=5V, Register-Programmable	20		200	kΩ
CURRENT SENSE						
G _{CNS}	Gain of current sense amplifier		19.8	20	20.2	
V _{OCP_DT}	OCP deglitch time			1000		μs
V _{LINE_COMP_MAX}	Max VBUS output voltage compensation		160	200	240	mV
ADC						
V _{ADC_REF}	Reference voltage for ADC		2.249	2.253	2.257	V
N _{ADC}	Resolution			10		Bits
K _{ADC_VBUS_PWR}	Ratio from VBUS_PWR voltage sense			1/10		
K _{ADC_VBUS_MON}	Ratio from VBUS_MON voltage sense			1/10		
K _{ADC_VBUSA}	Ratio from VBUSA voltage sense			1/10		



K _{ADC_CSNS}	Ratio from the output of current sense amplifier		1	
K _{ADC_DPDM}	Ratio from DP1, DP2, DM1, DM2		1/4	
K _{ADC_VDD5V}	Ratio from VDD5V		1/4	
ADC _{VBUS_PWR} , ADC _{VBUS_MON} , ADC _{VBUSA}	Range		3.0 13.5	V
	LSB		22	mV
	Error	VBUS = 3.3V ~ 9V	-50 50	mV
		VBUS = 9V ~ 13.5V	-100 100	mV
ADC _{DPX} , ADC _{DMX}	Range		0 8.983	V
	LSB		8.78	mV
	Error	Full range	-150 150	mV
ADC _{CSNS}	Range		0 2.251	V
	LSB		2.2	mV
	Error	Full range	-5 5	mV
INL	Integral non-linearity		-1.0 1.0	LSB
DNL	Differential non-linearity		-1.0 1.0	LSB
FB CV-DAC AND CC-DAC				
V _{FB_VDAC_REF}	FB regulator VDAC reference		1.024	V
V _{FB_VDAC_STEP}	FB VDAC step voltage		1	mV
V _{BUS_PWR_STEP_VOLT_FB}	VBUS_PWR adjust voltage per step via FB	R _{UP} = 20×R _{FB5}	20	mV
I _{FB_SRC}	FB source capability	FB = 2.5V	400	μA
I _{FB_SNK}	FB sink capability	FB = 0.8V	400	μA
V _{DCDC_IDAC_REF}	DCDC regulator IDAC reference		2.244 2.248 2.252	mV
I _{FB_REG_STEP}	Output current regulation per step by DCDC IDAC		10.98	mA
I _{COMP}	Current capability from COMP pin		-4 2	μA
VBUS OVP and UVP				
V _{BUS_PWR_OVP}	VBUS_PWR OVP rising threshold		115 120 125	%
V _{BUS_OVP_HYS}	VBUS_PWR OVP threshold hysteresis, respect to VDAC setting		0 5	%
V _{BUS_PWR_UVP}	VBUS_PWR UVP falling threshold		73 75 77	%
V _{BUS_UVP_HYS}	VBUS_PWR UVP threshold hysteresis, respect to VDAC setting		0 3	%
V _{BUS_SCP_TH}	VBUS_PWR SCP threshold		3.1 3.2	V



t _{VMON_SCP}	VBUS_MON SCP deglitch time		0	μs
TYPE-C PROTOCOLS				
I _{CC_330μA}	CC1/2 pull up current		303.6 330 356.4	μA
R _{CC_open}	CC1/2 open impedance	CC1/2 in disable status	126	kΩ
V _{CC_0P2_th_src}	CC1/2 0.2V comparison threshold	CC1/2 as source	0.15 0.2 0.25	V
V _{CC_0P4_th_src}	CC1/2 0.4V comparison threshold	CC1/2 as source	0.35 0.4 0.45	V
V _{CC_0P66_th_src}	CC1/2 0.66V comparison threshold	CC1/2 as source	0.61 0.66 0.7	V
V _{CC_0P8_th_src}	CC1/2 0.8V comparison threshold	CC1/2 as source	0.75 0.8 0.85	V
V _{CC_1P23_th_src}	CC1/2 1.23V comparison threshold	CC1/2 as source	1.18 1.23 1.28	V
V _{CC_1P6_th_src}	CC1/2 1.6V comparison threshold	CC1/2 as source	1.5 1.6 1.65	V
V _{CC_2P6_th_src}	CC1/2 2.6V comparison threshold	CC1/2 as source	2.45 2.6 2.75	V
V _{TH_CCOVP_RISING}	CC OVP detection	CCOVP rising threshold	7.2	V
V _{TH_CCOVP_FALLING}	CC OVP release	CCOVP falling threshold	7.0	V
V _{Swing}	High level voltage for CC PD data		1.05 1.125 1.2	V
VCONN SWITCH				
V _{VCONN}	VCONN input voltage		3 5.5	V
R _{VCONN}	VCONN switch on resistance	LV ≥ 3.3V	40	Ω
I _{VCONN}	VCONN current capability	VBUS_PWR = 5V	50	mA
I _{VCONN_OCP}	VCONN over current	Rising threshold	70	mA
DPDM PROTOCOL INTERFACES				
R _{SHORT}	DP DM short resistance	VBUS_PWR = 5V ~ 12V	40	Ω
V _{3.3V}	DPDM 3.3V buffer output voltage	VBUS_PWR = 5V ~ 12V	3.2 3.3 3.4	V
V _{2.7V}	DPDM 2.7V buffer output voltage	VBUS_PWR = 5V ~ 12V	2.6 2.7 2.8	V
V _{1.96V}	DPDM 1.96V buffer output voltage	VBUS_PWR = 5V ~ 12V	1.9 2 2.1	V
V _{TH_3V}	VTH3V comparator threshold at DPDM pin	VBUS_PWR = 5V ~ 12V	2.9 3 3.1	V
V _{TH_2.2V}	VTH2.2V comparator threshold at DPDM pin	VBUS_PWR = 3.3V ~ 12V	2.1 2.2 2.3	V



V _{TH_1.35V}	VTH1.35V comparator threshold at DPDM pin	VBUS_PWR = 3.3V ~ 12V	1.25	1.35	1.45	V
V _{TH_0.425V}	VTH0.425V comparator threshold at DPDM pin	VBUS_PWR = 3.3V ~ 12V	0.35	0.425	0.5	V
V _{TH_0.325V}	VTH0.325V comparator threshold at DPDM pin	VBUS_PWR = 3.3V ~ 12V	0.25	0.325	0.4	V
R _{OUT_30k}	Output resistance of DP or DM buffer		24	30	37.5	kΩ
I _{OUT_0P6V}	0.6V current capability, sink/BC1.2, DP/DM		250			μA
R _{DP/DM_DWN}	DP/DM pull down resistance	source/HVDCP, DM	15	20	25	kΩ
R _{DP/DM_LKG}	DP/DM leakage		300	500	800	kΩ
V _{TH_DPDMOV}	Source/DPDM OVP detection	DPDMOVP rising threshold	4.4	4.75	4.95	V
t _{DPDM_OVP}	DPDM over-voltage deglitch time			4		μs
PDO SETTING						
V _{PDO_OPEN}	PDO open voltage			VDD5V		V
I _{NTC}	PDO bias current	Register programmable	97	100	103	μA
FUNCTION IO PINS						
V _{IH_IO}	Input voltage high threshold	VBUS_PWR = 3.3V ~ 12V, measured as VIO		0.7		V
V _{IL_IO}	Input voltage low threshold	VBUS_PWR = 3.3V ~ 12V, measured as VIO	0.3			V
V _{OH_IO}	Output high voltage	VBUS_PWR = 6V, apply 4mA sink current from IO pin to GND externally	4.5			V
V _{OL_IO}	Output low voltage	VBUS_PWR = 6V, apply 10mA source current from VDD_5V to IO pin externally		0.5		V
V _{PU}	Pull up resistor value at IO pin	VBUS_PWR = 3.3V ~ 12V		5.1		kΩ
V _{PD}	Pull down resistor value at IO pin	VBUS_PWR = 3.3V ~ 12V		5.1		kΩ
THERMAL SHUTDOWN						
T _{THD}	Thermal shutdown threshold (LDO), SC2154Q will reset when junction temperature is over T _{THD}	T _{THD} rising	160	180		°C
T _{THD_HYS}	Over temperature hysteresis	T _J falling below T _{THD} - T _{THD_HYS} , SC2154Q will restart.		15		°C

(1). It is recommended to set VDAC code at least 60 at 3.2V on VBUS.

8 Detailed Description

8.1 Power Supply

SC2154Q contains an internal high-voltage LDO which supports wide input range. VBUS_PWR is the power supply input pin of internal LDO. It converts voltage on VBUS_PWR to 5V and supplies internal modules.

For applications, VBUS_MON should be connected to the VBUS on USB port, and VBUS_PWR should be connected to internal VBUS node. It is recommended to place a 1μF ceramic capacitor close to the VDD5V pin.

8.2 NMOS Gate Driver

The Type-C and USB PD specifications require the VBUS isolation implementation for the Type-C port. SC2154Q provides NMOS gate driver to control the isolation MOSFET between the internal VBUS node and the Type-C port. The voltage VGS is clamp to 7V.

8.3 VBUS Discharging Paths

The IC integrates VBUS discharging paths from VBUS_MON, VBUS_PWR and VBUS_A pins to ground respectively. These paths help drain the residual charge on the bulk capacitors to meet the application requirements. The typical equivalent impedance of discharge path on VBUS_MON pin and VBUS_A pin are 1kΩ. Discharging path on VBUS_PWR pin is a constant current from 45mA to 150mA, which can be configured by registers. These discharge paths are activated at detachment or a lower VBUS voltage transition occurring. All discharging paths can be controlled by firmware.

8.4 ADC

In the Type-C, USB PD or other quick charge applications, it is necessary to monitor the VBUS voltage and current. The SC2154Q integrates a 10-bit Successive Approximation Analog to Digital Converter (SAR ADC) with a reference voltage of 2.253V.

The ADC supports 7-channel input as below. For VBUS_MON, VBUS_PWR and VBUSA, an internal ratio of 1/10 is built in. The ratio of DPDM and VDD5V channel is 1/4.

Table 1. ADC input channel


ADC_CH	Input Signal	Note
1	1/10 x VBUS_PWR	With 1/10 internal divider
2	1/10 x VBUS_MON	With 1/10 internal divider

3	VRSNS x 20	The gain of current sense amplifier can be set as 20
4	1/4 x DP or DM	With 1/4 internal divider
5	1/4 x VDD5V	With 1/4 internal divider
7	1/10 x VBUSA	With 1/10 internal divider

8.5 PDO or Temperature Sense

SC2154Q provides a port to support external PDO setting. The PDO pin can source a bias current and can be configured as input of ADC channel. SC2154Q broadcasts different source capabilities through CC or DPDM by detecting the resistors connected to PDO pins.


As shown in the figure, the NTC pin can be used for temperature detecting. NTC pin outputs current on the R_{NTC}, and the voltage can be sampled by 10-bit ADC. The over-temperature protection will be triggered if the voltage is below an over-temperature protection threshold for a time delay.



In order to achieve accurate over-temperature protection, it is recommended to use a 10kohm resistor with B constant of 3900K. If the temperature sense by NTC resistor rise to 105 °C, over temperature protection will take effective. SC2154Q will stop output until the temperature drops below 95°C.

8.6 VIN Detect and Protection

SC2154Q support VIN voltage detection. VINSense pin should be connected to resistor divider from VIN node to get VIN voltage. The connection should be as follows. R_p is 100kohm and R_d is 10kohm.



If VIN voltage is over 18V, VIN over-voltage protection will trigger. SC2154Q will stop output until the over-voltage is removed that VIN voltage drops under 17V. VIN under-voltage protection will take effect if VIN voltage drops to 8.8V. Then SC2154Q stops output. And the VBUS will recover if the VIN rise to 9.5V.

8.7 Power Limit Protection

SC2154 supports power limit protection. It will take affect once the over-temperature is detected by NTC pin and VIN low is detected by VINSENSE pin. The power limit level is defined as follows.

Table 2. Power limit vs. temperature

VBUS output	Temperature/ °C	$R_{NTC}/k(NCP18XV103JS)$
Normal	$T < 62$	$R_{NTC} > 2.228$
Power Limit 1	$62 < T < 72$	$1.669 < R_{NTC} < 2.228$
Power Limit 2	$72 < T < 82$	$1.268 < R_{NTC} < 1.669$

Table 3. Power limit Level

Application	Normal	Power Limit1	Power Limit2
Type-C 18W	5V3A/ 9V2A	5V3A/9V2A	5V3A
Type-C 20W	5V3A/ 9V2.2A	5V3A/ 9V2A	5V3A
Type-C 27W	5V3A/ 9V3A	5V3A/ 9V2A	5V3A
Type-A 18W	5V3A/ 9V2A/ FC3 3.6V~9V	5V3A/ 9V2A/ FC3 3.6V~9V	5V3A

8.8 CV CC Control Loop for DCDC

Generally, DCDC output voltage and current is controlled through the FB pin, so SC2154Q integrates another set of voltage and current regulation for DCDC application.

8.9 DPDM Interface

The SC2154Q contains one DPDM interface which supports discharging out port (provider). The DPDM interface is available for USB-A port applications or Type-C port applications. It supports Apple-2.4A, BC1.2 DCP, CDP, FC, AFC and FCP protocols.

All of the DPDM pins can be configured flexible for different applications. SC2154Q supports Apple-2.4A mode, which broadcasts 2.7V voltage on both DP and DM pins with 30kohm output impendence. If 2.4A mode advertisement on DPDM is enabled, it is recommended that VBUS should be able to supply at least 2.4A of current.

SC2154Q can be also configured as a dedicated charging port (DCP) and charging downstream port (CDP), which complies with the BC1.2 specification. When DCP mode is enabled, SC2154Q shorts DP and DM pin through a 20ohm resistor.

8.10 CC Interface

The IC can be configured as source only. It presents Rp on CC1 and CC2. CC1 and CC2 are the configuration channel pins used for connection and attachment detection, plug orientation determination and system configuration management across USB Type-C cable. Once an attachment is detected, the IC will apply VBUS voltage and broadcast source capabilities.

Current source presented on CC can be configured to 330μA. Each of the CC pins contains comparators to decide CC_RD and CC_RA attachment.

8.11 Type-A/C Mode Setting

SC2154Q supports Type-C mode and Type-A mode output setting. During initial start-up, SC2154 pulls up NUSBA pin. To enter Type-A mode, NUSBA should be connect to GND. The device is latched at Type-A mode until power is recycled. To enter Type-C mode, left NUSBA open.

For Type-A mode, NMOS driver is always on and CC is disable, the output power is limit to 18W. While for Type-C mode, CC function is enabled and NMOS driver is always off other than device attachment is detected, the output power could be set by external resistor.

8.12 PMA setting

SC2154PQ supports up to 27W fast charge application. The maximal power delivery could be set by PDO pin. When powers up, SC2154Q detects the resistance between PDO pin and GND to config the PMA. Once the PMA detection is completed, the configuration will be latched until



SC2154Q is re-powered. In order to ensure this function works well, a 1% precision resistor is required. The detail relationship between resistance and P_{MAX} is as follows.

Table 4. P_{MAX} setting

R _{PD0} / kΩ	P _{MAX} / W	Protocols support	Output Power
10	27	PD3.1/ FC/ AFC/ FCP/ APPLE2.4/ DCP	5V3A 9V3A
12	18	PD3.1/ FC/ AFC/ FCP/ APPLE2.4/ DCP	5V3A 9V2A
14	20	PD3.1/ FC/ AFC/ FCP/ APPLE2.4/ DCP	5V3A 9V2.2A

8.13 Single Port Mode

SC2154Q could be used for single port application. During initial start-up, SC2154 pulls up NROLE_SLAVE pin with 5-kΩ resistor to VDD5V. To enter single port mode, connect the NROLE_SLAVE pin to ground. And SC2154Q will enters multi-port mode if NROLE_SLAVE is left floating. This configuration will be latched until re-powered.

8.14 CDP or DCP Configuration

After single port mode is detect, SC2154Q detects NCDP pin to broadcast corresponding protocols. If NCDP is connected to GND, then CDP is enabled. And if NCDP is floating, then DCP is enabled in BC1.2 detection process.

8.15 Plug Orient Indication

When SC2154Q enters single port mode, SC2154Q supports CC plug orient indication. If CC1 is attached, CC1_AT pin will output high. While CC1_AT output low when CC2 is attached.

8.16 Protections

8.16.1 OVP, UVP and SCP

The IC monitors the VBUS voltage in real time. Once the voltage exceeds the OVP threshold for a programmed time, the flag is set and an interrupt is generated automatically. It also monitors VBUS voltage for under-voltage protection (UVP). Once VBUS voltage drops below UVP threshold for a programmed time, the UVP flag is set and an interrupt is generated. Once voltage on VBUS drops below 3.2V, Short-Circuit Protection (SCP) will be triggered. An interrupt will be generated and the SCP flag will be set.

8.16.2 Protection for DPDM

The IC supports over-voltage protection of the DP/DM pin. Once it detects any of the DP and DM voltage exceeding 4.75V, the IC will report the over-voltage status and generate an interrupt.


8.16.3 Protection for CC

SC2154Q continuously monitors CC voltage. Once CC over-voltage detected, SC2154Q will launch CC Over-Voltage Protection (CC OVP). The CCOVP flag will be set if the voltage on CC1 or CC2 is over 7.2V and will be clear after voltage falls below 7V. The OVP interrupt will be triggered if interrupt enable control bit is set.

If each of the protections including OVP, UVP, SCP is detected, SC2154Q can drive isolation MOS off by register setting.

PACKAGE


QFN-32 0404 x 0.75



		SYMBOL	MIN	NOM	MAX
TOTAL THICKNESS		A	0.7	0.75	0.8
STAND OFF		A1	0	0.02	0.05
MOLD THICKNESS		A2	---	0.55	---
L/F THICKNESS		A3	0.203 REF		
LEAD WIDTH		b	0.15	0.2	0.25
BODY SIZE	X	D	4 BSC		
	Y	E	4 BSC		
LEAD PITCH		e	0.4 BSC		
EP SIZE	X	D2	2.6	2.7	2.8
	Y	E2	2.6	2.7	2.8
LEAD LENGTH		L	0.25	0.35	0.45
		L1	0.235	0.335	0.435
		K	0.3 REF		
LEAD TIP TO EXPOSED PAD EDGE		K1	0.315 REF		
PACKAGE EDGE TOLERANCE		ooo	0.1		
MOLD FLATNESS		ccc	0.1		
COPLANARITY		eee	0.08		
LEAD OFFSET		bbb	0.07		
		ddd	0.05		
EXPOSED PAD OFFSET		fff	0.1		



Board Layout Example



**IMPORTANT NOTICE AND DISCLAIMER**

Southchip Semiconductor Technology (Shanghai) Co., Ltd. and its subsidiaries (“**SOUTHCHIP**”) provides technical and reliability data (including datasheets), design resources (including reference designs, software), application or other design advice and other resources (“**Resources**”) “**AS IS**” **AND WITH ALL FAULTS**.

The Resources are intended for skilled developers designing with SOUTHCHIP’s products. SOUTHCHIP may provide but **DISCLAIMS WARRANTY FOR** SOUTHCHIP’s technical support or design services for the customers. Customers are solely responsible for (1) selecting and using the appropriate SOUTHCHIP’s products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. SOUTHCHIP **DISCLAIMS RESPONSIBILITY FOR** any claims, damages, costs, losses, liabilities arising out of Customers’ use of the Resources.

SOUTHCHIP’s sample products are provided “**AS IS**” and only for purposes of designing, validating and testing. SOUTHCHIP reserves the right to make changes, corrections, enhancements, modifications and improvements to SOUTHCHIP’s products and/or to the Resources at any time without notice. Customers shall, prior to, mass producing, using or distributing any products of their own that incorporate SOUTHCHIP’s products, obtain the latest relevant information on SOUTHCHIP’s products and thoroughly test such products for purposes of mass production, quality and safety. Use of SOUTHCHIP’s products without a safety design is fully at the risk of Customers, subject only to applicable laws and regulations governing limitations on product liability.