

High Frequency Quasi-Resonant Flyback Converter With GaN Integrated

1 Descriptions

SC3055A is a high frequency, quasi-resonant flyback PWM converter with 650V GaN integrated (QR/DCM), which can achieve high efficiency and reliability.

SC3055A provides an adaptive switching frequency fold-back to achieve higher efficiency in the whole loading range. It operates in QR and DCM with valley switching for high efficiency. And at no load, the IC will operate in burst mode to reduce power consumption.

SC3055A provides functions of low start-up current, low standby power consumption. The burst mode with extremely low operation current (350uA) can significantly reduce standby power consumption to meet the efficiency regulations.

The converter integrates a segment power supply circuit for VDD power supply, which is especially suitable for applications with wide output voltage range.

SC3055A offers comprehensive protections to prevent the circuit from damage under abnormal conditions.

Furthermore, the features of frequency jittering and smart driving function can minimize the noise and improve EMI performance.

2 Features

- Integrated 650V/600mΩ GaN
- Internal Soft Start
- Integrated segment power supply circuit for extra-wide output range
- Ultra-low operation current @Burst mode/Fault Mode
- Up to 135KHz Switching Frequency
- Frequency Jitter for EMI improvement
- Valley switching operation @QR/DCM
- Burst Mode @ Light Load & No Load
- Internal over temperature protection
- Comprehensive Protection
 - VDD over voltage protection
 - VDD under voltage lock out
 - Cycle by cycle current limiting
 - Two level over current protection
 - Output over voltage protection
 - Output short protection
 - Over Load protection
- eSOP-7 package available

3 Applications

- USB-PD and QC Chargers
- AC-DC adapters for Portable Devices

4 Device Information

ORDER NUMBER	PACKAGE	BODY SIZE
SC3055ASDER	eSOP-7	6.0mm x 4.9mm x 1.65mm

SC3055ASDER Functional Table

ORDER NUMBER	SC3055A
Maximum Frequency	135kHz
ZCD OVP	A
X-Cap Discharge	/
OLP	A
Brown In/Out	A
Internal OTP	A

A: Auto-recovery;

/: Without this function;

6 Terminal Configuration and Functions




Fig. 2 Top view

TERMINAL		I/O	DESCRIPTION
SC3055 A	NAME		
1	CS	I	Current Sense. This pin connects to a current-sense resistor to sense the GaN current for Peak-Current-Mode control for output regulation.
2	SW/OTP	PWR	Segment power supply circuit control.
3	FB	I	Secondary side voltage feedback input pin. Connect to an opto-coupler directly.
4	ZCD	I	Output voltage sense. The ZCD voltage is used to detect resonant valleys for quasi-resonant switching. This pin detects the output voltage information and diode current discharge time based on the auxiliary winding voltage.
5	VDD	PWR	Power Supply.
6	GND	PWR	Power Ground.
7	DRN	PWR	Internal GaN FET Drain terminal.
8	PAD	/	Connected to GND.

7 Specifications

7.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

Item	Description	Min.	Typ.	Max.	UNIT
Voltage range at terminals ⁽²⁾	DRN, max to GND			650	V
	DRN, transient to GND			750	V
	VDD, SW to GND	-0.3		44	V
	Other Pins to GND	-0.3		6.5	V
T _J	Operating Junction temperature range	-40		150	°C
T _{stg}	Storage temperature range	-65		150	°C

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

7.2 Thermal Information

THERMAL RESISTANCE ⁽¹⁾		SOP-7 (6.0mmx4.9mm)	UNIT
θ _{JA}	Junction to ambient thermal resistance	60	°C/W
θ _{JC}	Junction to case resistance	3.2	°C/W

(1) Measured on JESD51-7, 2-layer PCB.

7.3 Handling Ratings

PARAMETER	DEFINITION	MIN	MAX	UNIT
ESD ⁽¹⁾	Human body model (HBM) ESD stress voltage ⁽²⁾	-2	+2	kV
	Charged device model (CDM) ESD stress voltage ⁽³⁾	-1	+1	kV

(1) Electrostatic discharge (ESD) to measure device sensitivity and immunity to damage caused by assembly line electrostatic discharges into the device.

(2) Level listed above is the passing level per ANSI, ESDA, and JEDEC JS-001. JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(3) Level listed above is the passing level per EIA-JEDEC JESD22-C101. JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.4 Recommended Operating Conditions

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VDD to GND	VDD voltage range to GND	10		V_{DDOVP}	V
DRN to GND	DRN voltage range to GND	0		650	V
C_{VDD}	VDD Capacitor	2.2		22	uF
T_A	Operating ambient temperature	-40		85	°C
T_J	Operating junction temperature	-40		125	°C

7.5 Electrical Characteristics

VDD=15V, T_J= -40°C~125°C, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Voltage Supply (VDD)						
V _{DDON}	VDD on threshold voltage		14.2	15.0	15.8	V
V _{DDOFF}	VDD off threshold voltage		7.9	8.4	8.9	V
V _{DDHOLDL}	VDD holding entry point voltage			8.9		V
V _{DDHOLDH}	VDD holding exit point voltage			9.7		V
V _{DDBSTOFF}	Booster regulation voltage			11.2		V
V _{DDBSTON}	The booster circuit starts to work			9.7		V
I _{VDD}	Operating current	F _{sw} =135kHz		1.6		mA
I _{VDDBT}	Burst mode current	V _{FB} < 0.5V		350		μA
I _{VDDFAULT}	Hold up current in fault mode			80		μA
T _{FAULT}	Hold on time in fault mode			2		s
I _{VDDFAULT1}	VDD sink current, BO	After T _{FAULT} 2S		1.6		mA
V _{DDOVP}	VDD OVP			40.0		V
I _{VDDOVP}	VDD OVP sink current	V _{DD} > V _{DDOVP}		5		mA
T _{VDDOVP}	VDD OVP debounce time			160		μs
Zero Voltage Detection (ZCD)						
V _{ZCDOVP}	ZCD OVP		4.27	4.45	4.63	V
N _{ZCDOVP}	ZCD OVP debounce counter			4		cycles
I _{ZCDMAX}	Maximum ZCD Clamp source current		1			mA
V _{ZCDCLAMP}	ZCD Clamp voltage	I _{ZCDCLAMP} =1.0mA		-120		mV
T _{LEBOVP}	Leading edge blanking time		0.825	0.95	1.075	μs
V _{ZCDH}	ZCD valley detection rising edge	V _{DRN} = low		0.40		V
I _{ZCDBI}	Line voltage brown in clamp current threshold in ZCD			180		μA
I _{ZCDBO}	Line voltage brown out clamp current threshold in ZCD			170		μA
I _{LINECOMPST}	Line voltage compensation threshold ZCD clamp current			135		μA
K _{LINECOMP}	The ratio of line voltage compensation			0.3		
R _{LINECOMP}	Line voltage compensation resistor			0.85		kΩ
Feedback Voltage (FB)						
V _{FBOPEN}	Open Loop Voltage	I _{FB} = 0		3.0		V
R _{FB}	FB pull-up resistor			18		kΩ
V _{FBOLP}	OLP or FB open loop			2.3		V
T _{FBOLP}	Debounce time of FB open loop protection	V _{FB} > 2.8V		64		ms
V _{FBBST}	FB voltage when DRN stops pulsing		0.4			V

$V_{FBBSTHYS}$	V_{FBBSTH} hysteresis voltage		0.1	V
Current Sense (CS)				
T_{SSCS}	Soft start time of CS threshold	After start up and no trigger protection	4.1	ms
$V_{CSLIMIT}$	Cycle by cycle current limited		0.47 0.495 0.52	V
T_{LEBCBC}	Leading edge blanking time		275	ns
V_{CS_SSCP}	Secondary rectifier short protection		0.9	V
N_{CS_SSCP}	Secondary rectifier short circuit protection debounce counter		3	cycles
$T_{LEBSSCP}$	Leading edge blanking time		165	ns
V_{CSMIN}	CS minimum voltage		0.1	V
ΔV_{CS}	CS jitter		± 5	%
T_{JIT}	CS jitter cycle		240	cycles
GaN Section				
R_{DS_ON}	Drain-source On-state Resistance	$V_{GS} = 6V, I_D = 1.4A, T_J = 25^\circ C$	470 600	m Ω
		$V_{GS} = 6V, I_D = 1.4A, T_J = 150^\circ C$	1020	m Ω
C_{OSS}	Output capacitance	$V_{GS} = 0V, V_{DS} = 400V; f = 100kHz$	9	pF
Q_{OSS}	Output charge	$V_{GS} = 0V, V_{DS} = 0 \text{ to } 400V$	7.3	nC
Internal Boost Circuit (SW)				
I_{SWOFF}	Boost circuit turn off current		0.1 0.12	A
$T_{SWONMAX}$	Boost maximum on time		1.30	μs
$T_{SWOFFMIN}$	Boost minimum off time		0.50	μs
Oscillator for Switching Frequency				
F_{SW}	Switching frequency		125 135 145	kHz
F_{SWMIN}	Minimum frequency		25	kHz
T_{OFFMAX}	Maximum off time		35	μs
T_{ONMAX}	Maximum on time		25	μs
Internal Over-Temperature Protection (OTP)				
OTP_H	OTP Temperature		153	$^\circ C$
OTP_{HYS}	OTP Hysteresis		20	$^\circ C$

9 Feature Description

SC3055A is designed for USB-PD solutions, together with PD converter, such as SC21xx series. It integrates GaN FET, so that the high efficiency and power density can be achieved. SC3055A provides an adaptive switching frequency fold-back to achieve higher efficiency in the whole loading range.

The converter integrates a segment power supply circuit for VDD, which is especially suitable for applications with a wide output voltage range, saving power consumption and greatly reducing peripheral devices. The built-in high voltage start-up circuit can achieve short start-up time, and extremely low standby power.

It operates in DCM or QR mode in full load range. The controller operates in green mode with valley switching for high efficiency when the valley counter is below 7. And at no load, the IC will operate in Burst mode to reduce power consumption.

9.1 Start-up

During the startup period, the controller draws a little current I_{VDD} less than 2uA. This allows a high-impedance start-up resistor, which offers a convenient and efficient way to reduce the standby power.




Fig. 3 VDD start-up waveform

The start-up time can be estimated by the following equation:

$$T_{START-UP} = \frac{C_{VDD} * VDDON}{VBULK} * RSTRTUP$$

Where, C_{VDD} is VDD cap, $VBULK$ is the bulk cap voltage,

$R_{START-UP}$ is the resistor connected between bulk cap Positive terminal and VDD cap.

An integrated 5ms soft start is used in the chip to reduce the voltage and current stress. During the soft start-up period, the V_{cs} threshold gradually rises from 0.1V to 0.5V. Once the secondary side regulation loop is stable, the V_{cs} is controlled by the feedback loop.

9.2 VDD UVLO

A hysteresis of UVLO (Under Voltage Lock Out) comparator is implemented in SC3055A. The turn-on and turn-off thresholds are fixed at V_{DDON} and V_{DDOFF} respectively. This hysteresis ensures that the VDD capacitor can be small enough during start-up. A large hysteresis is essential to ensure the IC works properly during the start-up period, even for a small VDD capacitor.

9.3 VDD Holding Mode

After the system starts, the VDD capacitor can be charged by the auxiliary winding. There are some operation condition changes (load changes, output voltage adjustment, burst mode), may lead the primary side DRN stop working when the output value is higher than the set value. Furthermore, the VDD voltage will be lower than V_{DDOFF} and the system will stop. To avoid this situation, a VDD holding circuitry is designed, which starts working when VDD drops below $V_{DDHOLDL}$ and stops working when VDD rises above $V_{DDHOLDH}$. The working process is shown in fig.4.




Fig. 4 VDD holding circuitry

9.4 Segment Power Supply Circuit for VDD

Power Supply

In some applications with a wide output voltage range, especially for chargers that need to support PPS, the output voltage range is 3.3V ~ 21V. In order to meet the power supply of the SSR converter, additional circuits need to be added, such as LDO or additional auxiliary windings of transformer. This increases the power consumption and cost of system. The SC3055A integrates a segment power supply circuit, which can guarantee the power supply of VDD under the low output voltage of auxiliary winding. Only a surface-mount inductor is added. The working process of the circuit is shown in fig.5.




Fig. 5 The Segment Power Supply Circuit

9.5 ZCD Brown IN/OUT Detection




Fig. 6 Brown In/Out detection

The ZCD pin is used to monitor the voltage on the Bulk capacitor and perform brown In/Out. Working principle:

When the primary switch is turned on, the voltage V_{AUX} on the auxiliary winding is negative. The value of V_{AUX} is proportional to the line voltage. The clamp circuit built in the ZCD pin clamps the voltage of the ZCD to $V_{zcdclamp}$ through a current source.

9.6 Operation Mode

SC3055A provides an adaptive switching frequency fold-back to achieve higher efficiency in the whole loading range. It operates in DCM or QR mode under full load range. The maximum frequency is 175kHz.

At heavy load or full load, SC3055A probably operates in QR Mode with high switching frequency. When the load current decreases, it will operate in green mode (DCM) with valley switching for high efficiency. When in QR or green mode, the switching valley ranges from 1st valley to the 7th valley as load current decreases. The SC3055A won't detect the valley voltage anymore if the valley numbers are more than 7. And at no load, the IC will operate in Burst mode to reduce power consumption. In this condition, switching loss of MOSFET is the main power dissipation. The DRN will be disabled immediately if V_{FB} drops below V_{FBBSTL} . When V_{FB} rises up to V_{FBBSTH} , the DRN starts to pulse again.

9.7 GaN Device

SC3055A integrates GaN FET and its driver. The built-in line compensation resistor is help to achieve a constant power limit over different line voltage. In this way, the peripheral components can be greatly simplified, and the reliability is greatly improved.




Fig. 7 current sense

9.8 Valley Switching

ZCD pin can detect the freewheel information on the secondary side. In QR mode, when the voltage of ZCD turns to a negative value, it means that after a quarter of the resonant period, the primary MOS can be turned on, and valley opening helps to improve efficiency and improve EMI performance. The best valley opening can be achieved by appropriately adjusting T_{DZCD} , T_{DPG} and T_{DDRN} , where T_{DPG} is an internal fixed delay. T_{DZCD} can be adjusted by connecting a small capacitor in parallel with $R_{ZCDDWON}$. The recommended value is 11pF.




Fig. 8 Valley Switching

9.9 Auto-Recovery after Failure

SC3055A has complex protection functions, such as VDD over voltage protection, VDD under voltage lock out, two level over current protection, output over voltage protection, output short protection, over Load protection, brown IN/Out protection, line voltage over voltage protection. Unless otherwise specified, these protections are auto-recovery. After the protection is triggered, the system enters the protection mode, and the VDD power consumption is reduced. After the T_{DFAULT} delay, the VDD sink current increases until V_{DDOFF} , and VDD starts the restart process. The detailed process is as follows.




Fig. 9 Auto-Recovery Process

9.10 VDD OVP

When the VDD voltage is higher than the V_{DDOVP} and lasts for a period longer than T_{VDDOVP} , a sink current of I_{VDDOVP} is enabled and DRN will be shut down. The VDD OVP function is an auto-recovery protection.




Fig. 10 VDD OVP

9.11 Over Current Protection

Two levels of overcurrent protection are integrated. One is cycle-by-cycle current limiting for overload protection. V_{CSSSCP} is the fast protection for the case of secondary

rectifier shorted. The over current protection and its shielding time are shown in fig.11.




Fig. 11 LEB of OCP

9.12 Adaptive Over Load Protection

An adaptive over load protection is implemented in the SC3055A. When the voltage of VFB is higher than V_{FBOLP} and lasts for a period of time T_{FBOLP} , overload protection will be triggered. In particular, when the voltage of VFB is higher than V_{FBOLP} , and the peak voltage of ZCD pin is lower than V_{ZCDH} , the delay of T_{FBOLP} will be shortened. In the Fig.12, when V_{ZCD} is lower than V_{ZCDH} , the coefficient K is less than

1. The adaptive OLP can reduce the power loss when secondary side is shorted.








Fig. 12 Adaptive Over Load Protection

9.13 On-Chip OTP

An internal OTP circuit is embedded inside to provide the worst-case protection for SC3055A. When the chip temperature rises higher than the OTP_H , the converter will be disabled and works in the failure mode until the chip is cooled down below the hysteresis OTP_{HYS} .

MECHANICAL DATA

eSOP7L (6.0mmx4.9mmx1.65mm)



SYMBOL	MILLIMETER		
	MIN	NOM	MAX
A	—	—	1.65
A1	0.05	—	0.15
A2	1.30	1.40	1.50
A3	0.60	0.65	0.70
b	0.39	—	0.47
b1	0.38	0.41	0.44
c	0.20	—	0.24
c1	0.19	0.20	0.21
D	4.80	4.90	5.00
E	5.80	6.00	6.20
E1	3.80	3.90	4.00
e	1.27BSC		
h	0.25	—	0.50
L	0.50	0.60	0.80
L1	1.05REF		
θ	0	—	8°

Size(mm) L/F Size (mil)	D1	E2
75*130	3.10REF	1.71REF