



SC8143xQ, 36V/3A, Automotive High Efficiency Buck Converter

1 Descriptions

The SC81430Q, SC81431Q, SC81431AQ, SC81434Q and SC81434BQ are synchronous Buck converter with a wide input voltage range from 3V to 36V, providing 3A current capability options. The converter regulates the output voltage at customized voltage through setting the divider resistors. It also provides highly efficiency output current and fast loop response with current mode control.

The SC81430Q, SC81431Q, SC81431AQ, SC81434Q and SC81434BQ are specifically designed for automotive applications. The device integrates user-optional spread spectrum and QFN package, whose symmetrical pinout to optimize the EMI performance. In terms of switching frequency, the device provides RT pin option for user programmable switching frequency from 200kHz to 2.2MHz. In order to minimize solution size, two fixed switching frequency options are available to remove RT resistor. The switching frequency can also be synchronized to external clock through multiplexing EN/SYNC pin. For fixed frequency parts, a power good function is available by the PG pin, which replaces the RT pin. In addition, the device incorporates highly efficient PFM mode.

The SC81430Q, SC81431Q, SC81431AQ, SC81434Q and SC81434BQ employ both peak current limit and valley current limit to help protect the device from overload as well as provides short-period heavy current capability. It also provides thermal shutdown, input UVLO, output short-circuit protection to enable systematical robust operation.

2 Features

- AEC-Q100 qualified for automotive applications:
 - Temperature grade 1: T_A range: -40°C to 125°C
- 3.5V to 36V start up input voltage, supporting 3.0V falling V_{IN}
- Selectable spread-spectrum function for low EMI
- For PG version, 400kHz and 2.1MHz can be selected, and the power good function to remove external supervisor or reset circuit is available
- Switching frequency can be synchronized between 200kHz and 2.2MHz by external clock
- Adjustable output voltage through FB pin
- QFN package with symmetric VIN and GND pinout for low EMI
- Output OCL/SCP/OVP/TSD and input UVLO protections
- Pin-to-Pin compatible with
 - SC8141xQ (Automotive, 36V/1A)
 - SC8142xQ (Automotive, 36V/2A)
 - SC8143xQ (Automotive, 36V/3A)
 - SC8144xQ (Automotive, 36V/4A)

3 Applications

- Automotive infotainment and cluster
- Automotive head unit
- Automotive ADAS



4 Device Information

ORDER NUMBER	OUTPUT VOLTAGE	MODE IN LIGHT LOAD	SPREAD SPECTRUM	PACKAGE	SWITCHING FREQUENCY	Pin 8 PG or RT ⁽¹⁾	Pin 3	BODY SIZE
SC81430QQFUR	Adjustable	APFM	Yes	QFN-12	400k	PG	NC	3mm×2mm
SC81434QQFUR	Adjustable	APFM	Yes	QFN-12	400k	PG	BOOT	3mm×2mm
SC81434BQQFUR	Adjustable	APFM	Yes	QFN-12	2100k	PG	BOOT	3mm×2mm
SC81431QQFUR	Adjustable	APFM	Yes	QFN-12	Adjustable	RT	NC	3mm×2mm
SC81431AQQFUR	Adjustable	FPWM	Yes	QFN-12	Adjustable	RT	NC	3mm×2mm

5 Revision History

Note: Page numbers for previous revisions may differ from page numbers in the current version.

Revision	Date	Page(s) changed	Changes Description
V1.0.4	2025/12	2	1. Update device information
V1.0.3	2025/12	4	1. Add typical external component values
V1.0.2	2025/8	7	1. Modify VFB spec data
V1.0.1	2025/8	2	1. Update device information
V1.0.0	2024/8	2	1. Update device information



6 Typical Application Circuit




Figure 6-1. Typical Application Circuit of SC81430Q




Figure 6-2. Typical Application Circuit of SC81431Q/ SC81431AQ




Figure 6-3. Typical Application Circuit of SC81434Q/ SC81434BQ


f_{sw} (kHz)	V_{OUT} (V)	L (μ H)	C_{OUT} (rated)	R_{FBT} (k Ω)	R_{FBB} (k Ω)	C_{BOOT} (μ F)	R_{BOOT} (Ω)	C_{FF} (pF)	R_{FF} (k Ω)
400	3.3	6.8	22 μ F x 4	100	43.2	0.1	0	NC	NC
2100	3.3	1.5	22 μ F x 4	100	43.2	0.1	0	NC	NC
400	5	8.2	22 μ F x 4	100	24.9	0.1	0	NC	NC
2100	5	1.5	22 μ F x 4	100	24.9	0.1	0	NC	NC

Typical External Component Values



7 Terminal Configuration and Functions

TOP VIEW (QFN-12)



SC81430Q / SC81431Q / SC81431AQ

SC81434Q / SC81434BQ

PIN TERMINAL		I/O	DESCRIPTION
PIN NUM	NAME		
1	PGND1	G	Power ground to internal low-side MOSFET. Connect to system ground. Connect a high-quality bypass capacitor or capacitors from this pin to VIN1.
2	VIN1	I	Input supply to the converter. Connecting a high-quality bypass capacitor or capacitors from this pin to PGND1 is critical.
3	NC (SC81430Q / SC81431Q / SC81431AQ)	—	Connect this NC pin to SW on PCB for easy SW to BOOT routing. This pin has no connection in the converter.
	BOOT (SC81434Q / SC81434BQ)	I/O	This BOOT pin is connected to pin-4 internally.
4	BOOT	I/O	High-side driver upper supply rail. Connect a 100-nF capacitor between SW pin and BOOT. An internal diode connects BOOT to VCC and allows BOOT to charge while SW node is low.
5	VCC	O	Internal 5-V LDO output. Used as supply to internal control circuits. Connect a high-quality 1-μF capacitor from this pin to AGND. The VCC pin can be used as logic pull-up supply for PG flag.
6	AGND	G	Analog ground. Must connect AGND to both PGND1 and PGND2 on PCB.
7	FB	I	Output voltage feedback input to the internal control loop. Connect to feedback divider tap point for adjustable output voltage. For fixed output voltage versions, connect FB directly to output.
8	PG/RT	I/O	For SC81430Q/ SC81434Q/ SC81434BQ, this pin acts as open-drain power-good status output. Pull this pin up to a suitable voltage supply through a current limiting resistor. High = power OK, low = fault. For SC81431Q/ SC81431AQ. Connect this pin to ground through a resistor to set switching frequency between 200 kHz and 2200 kHz.
9	EN/SYNC	I	Precision enable input. High = on, Low = off. Can be used as an adjustable UVLO. Also functions as a synchronization input pin. Triggers on rising edge of external clock. A capacitor must be used to AC couple the synchronization signal to this pin. This pin cannot be floating and must be properly terminated.
10	VIN2	I	Input supply to the converter. Connecting a high-quality bypass capacitor or capacitors from this pin to PGND2 is critical.
11	PGND2	G	Power ground to internal low-side MOSFET. Connect to system ground. Connect a high-quality bypass capacitor or capacitors from this pin to VIN2.
12	SW	O	Switch node of the converter.



I=Input, O=Output, G=Ground

8 Specifications

8.1 Absolute Maximum Ratings

Over the recommended operating junction temperature range ⁽¹⁾

PARAMETER		MIN	MAX	Unit
Voltage range at terminals ⁽²⁾	VIN to AGND, PGND	-0.3	42	V
	EN/SYNC to AGND, PGND	-0.3	42	V
	BOOT to SW	-0.3	5.5	V
	All other pins	-0.3	6	V
T _J	Operating junction temperature range	-40	150	°C
T _{stg}	Storage temperature range	-40	150	°C

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

8.2 Handling Ratings

PARAMETER	DEFINITION	MIN	MAX	UNIT
ESD ⁽¹⁾	Human body model (HBM) ⁽²⁾ , per AEC Q100-002	-2500	2500	V
	Charged device model (CDM) ⁽³⁾ , per AEC Q100-011	-750	750	V

(1) Electrostatic discharge (ESD) to measure device sensitivity and immunity to damage caused by assembly line electrostatic discharges into the device.

(2) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(3) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

8.3 Recommended Operating Conditions

PARAMETER		MIN	TYP	MAX	UNIT
V _{IN}	Input voltage range	3.0		36	V
V _{OUT}	Output voltage range	1		0.95×V _{IN}	V
F _{SW}	Switching Frequency Range (RT version)	200		2200	kHz
I _{OUT}	Output DC current range	0		3	A
T _J	Operating junction temperature	-40		150	°C
T _A	Operating ambient temperature range	-40		125	°C



8.4 Thermal Information

THERMAL RESISTANCE		QFN-12 3mm x 2mm	UNIT
Θ_{JA}	Junction to ambient thermal resistance (Southchip EVM) ⁽¹⁾	65	°C/W
	Junction to ambient thermal resistance (JESD 51-7) ⁽²⁾	75	°C/W
$\Theta_{JC(top)}$	Junction to case (top) resistance ⁽²⁾	40	°C/W

(1) Measured on Southchip EVM (4-layer, 2-oz Cu per top and bottom layer and 1-oz Cu per inner layer).

(2) Simulated on JESD51-7, 4-layer PCB.

8.5 Electrical Characteristics

Minimum and maximum value is tested at $T_J = -40^{\circ}\text{C}$ to 150°C , $V_{IN} = 13.5\text{V}$. Typical value is tested at $T_J = 25^{\circ}\text{C}$, $V_{IN} = 13.5\text{V}$, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY VOLTAGE						
V _{IN}	Input voltage range		3.0		36	V
V _{IN_UVLO}	Under voltage lockout threshold	V _{IN} rising		3.3	3.5	V
		V _{IN} falling		2.78	3.0	V
I _Q	Quiescent current into the VIN pin	MODE = APFM, Connect FB pin to 1.05*V _{FB} voltage source		38		μA
I _{SD}	Shutdown current into the VIN pin	V _{EN} = 0V		2		μA
V _{CC}	Internal regulator output	6V ≤ V _{IN} ≤ 36V	4.75	5	5.25	V
V _{CC_UVLO}	V _{CC} under voltage lockout threshold	V _{CC} rising		2.2		V
		V _{CC} falling		2.0		V
EN						
V _{EN_VCC}	EN input level to turn on internal LDO		0.4			V
V _{EN_H}	EN input level to start switching	Rising threshold	1.14	1.19	1.25	V
V _{EN_HYS}	Enable threshold hysteresis			300		mV
SOFT START						
t _{SS}	Time for V _{REF} from 10% to 90%			4.5		ms
MOSFETS						
R _{DS(on)}	High-side MOSFET on resistance			70	135	mΩ
	Low-side MOSFET on resistance			50	90	mΩ
V _{BOOT_UVLO}	Voltage on BOOT pin compared to SW which will turn off high-side switch	V _{BOOT} falling		1.78		V
FEEDBACK						
V _{FB}	FB reference voltage	VIN = 3.5 - 36V, T _J = 25°C	0.995	1	1.005	V
		VIN = 13.5V	0.98	1	1.02	V



I_{FB}	Input current from FB to AGND		1	nA
CURRENT LIMIT				
I_{L-HS}	High side switch current limit		3.85 4.5 5.05	A
I_{L-LS}	Low side switch current limit		2.90 3.5 4.10	A
I_{PK_MIN}	Minimum peak inductor current	PFM mode	0.85	A
I_{L-ZC}	Zero-cross current limit. Current sourcing out of SW pin		0.10	A
HICCUP MODE				
V_{HICCUP}	Ratio of FB voltage to in-regulation FB voltage	Not included in soft start	40	%
T_{HICCUP_ON}	Hiccup on Timer		10	ms
T_{HICCUP_OFF}	Hiccup off Timer		80	ms
POWER GOOD				
$V_{PG_OV_R}$	PGOOD upper threshold - rising	% of VOUT setting	105 107 109	%
$V_{PG_UV_F}$	PGOOD lower threshold - falling	% of VOUT setting	92 94 96	%
V_{PG_HYS}	PGOOD hysteresis	% of VOUT setting	2	%
$V_{IN(PG_VALID)}$	Input voltage for proper PGOOD function		2	V
$V_{PG(LOW)}$	Low level PGOOD output voltage	$I_{SINK} = 1mA$	0.1 0.3	V
I_{OV}	Discharge current at the SW node under OVP condition		1	mA
$t_{PGD_DLY(rising)}$	Delay for the PGOOD signal from low to high		2	ms
$t_{PGD_DCH(falling)}$	Deglitch time for PGOOD signal from high to low		50	μs
OSCILLATOR (PG version)				
f_{SW}	Switching frequency	400kHz switching frequency setting	360 400 440	kHz
f_{SW}	Switching frequency	2100kHz switching frequency setting	1800 2100 2300	kHz
OSCILLATOR AND SYNC (RT version)				
f_{ADJ1}	Minimum adjustable frequency by R_T or SYNC	$R_T = 76.8k\Omega, 1\%$	170 200 230	kHz
f_{ADJ2}	Adjustable frequency by R_T or SYNC with 400kHz setting	$R_T = 36.8k\Omega, 1\%$	360 400 440	kHz
f_{ADJ3}	Maximum adjustable frequency by R_T or SYNC	$R_T = 5.6k\Omega, 1\%$	1980 2200 2420	kHz
f_{SYNC}	Synchronization Frequency Range		200 2200	kHz
SPREAD SPECTRUM				



F _{SS}	Frequency span of spread spectrum operation - deviation from center frequency	Spread spectrum active	-15	15	%	
F _{PSS} ⁽¹⁾	Spread spectrum pattern cycles		128			
PWM LIMITS						
t _{ON_MIN}	Minimum HS switch on time		45	70	ns	
t _{ON_MAX}	Maximum HS switch on time		10		μs	
t _{OFF_MIN}	Minimum LS switch on time		80	110	ns	
SYNCHRONOUS CLOCK						
V _{EN_SYNC}	Minimum sync clock amplitude voltage necessary to sync using EN/SYNC pin		3.1		V	
t _{SYNC_MIN}	Minimum sync clock pulse width		135		ns	
t _{SYNC_R}	Maximum sync clock rising time			30	ns	
t _{SYNC_F}	Maximum sync clock falling time			30	ns	
THERMAL SHUTDOWN						
T _{SD}	Thermal shutdown threshold	T _J rising	150	165	175	°C
T _{SD_HYS}	Thermal shutdown hysteresis	T _J falling below T _{SD}		20		°C

(1) Guarantee by Design



8.6 Electrical Characteristics

Unless otherwise specified the following conditions apply: $T_A = 25^\circ\text{C}$ and $V_{in} = 13.5\text{V}$




Figure 8-1. Non-Switching Input Supply Current




Figure 8-2. Shutdown Supply Current




Figure 8-3. IL-HS and IL-LS Output Current




Figure 8-4. Precision Enable Thresholds




Figure 8-5. UVLO Thresholds




Figure 8-6. Feedback Voltage



9 Functional Block Diagram




Figure 9-1. SC81430Q, SC81434Q and SC81434BQ Functional Block Diagram




Figure 9-2. SC81431Q, SC81431AQ Functional Block Diagram

10 Feature Description

10.1 Overview

SC81430Q, SC81431Q, SC81431AQ, SC81434Q and SC81434BQ are wide input, 3A, synchronous buck converter for automotive applications. Implementing peak-current mode control, SC81430Q, SC81431Q, SC81431AQ, SC81434Q and SC81434BQ are able to operate over a wide range of conversion ratio with excellent line and load transient performance. In addition, internal slope compensation increases integration and helps maintain loop stability. The converter can also operate from 200kHz to 2.2MHz switching frequency with external clock synchronization capability. For automotive battery power application, device must sustain its output at extreme conditions like load dump and cranking. With TVS, device's input can vary from 36V down to 3V, resulting in device entering minimum-on time or minimum-off time operation. Through adaptively extending switching cycle, SC81430Q, SC81431Q, SC81431AQ, SC81434Q and SC81434BQ can still maintain output voltage regulation.

Automotive applications have stringent requirement for low EMI. Although very high efficiency, DC/DC converters are naturally ideal EMI source. SC81430Q, SC81431Q, SC81431AQ, SC81434Q and SC81434BQ are specifically designed to optimize EMI performance through different ways. Incorporating spread spectrum, SC81430Q, SC81431Q, SC81431AQ, SC81434Q and SC81434BQ can distribute fundamental frequency evenly, which effectively reduces peak EMI. Additionally, FCQFN package minimize switching node ringing.

The SC81430Q, SC81431Q, SC81431AQ, SC81434Q and SC81434BQ implement full protections, including over current limit, short circuit protection, output over voltage protection and thermal shutdown. When device enters extreme over load condition so that output voltage is pulled low, hiccup mode is activated to further protect device. In order to save external components, device integrates compensation inside. In PFM mode, light load efficiency is optimized so that it has very low open load current consumption from input. External open-drain PGOOD can help eliminate the need of extra supervisor or sequencer devices.

The SC81430Q, SC81431Q, SC81431AQ, SC81434Q and SC81434BQ family are AEC-Q100 qualified. The electrical specifications are designed over junction temperature range from -40°C to 150°C.

10.2 VCC and Internal LDO Regulator

The VCC pin is the output of internal LDO regulator, used to supply power stage's drivers. The LDO charges BOOT capacitor while low side FET is ON. The nominal output voltage is 5V.

In order to further protect the device, VCC has UVLO circuit to prevent device from switching if its output voltage is too low. When VCC LDO's output voltage is above V_{CC_UVLO} rising threshold, VCC UVLO is released and relative circuits can be enabled. The UVLO threshold has 200mV hysteresis to provide robust protection.

10.3 AGND and Grounding

AGND is used as ground reference for internal analog circuitry, including feedback loop, control logic and VCC LDO. Keep AGND quiet is important.

10.4 FB and Output Voltage Setting

The output voltage can be adjusted externally through feedback divider network on FB pin, as what has been shown in **Figure 10-1**.




Figure 10-1 FB Configuration

The SC81430Q, SC81431Q, SC81431AQ, SC81434Q and SC81434BQ use 1V reference voltage for feedback. The FB pin voltage is compared with reference voltage and error voltage is used to help loop regulation. **Equation (1)** illustrates relationship between target DC output voltage V_{OUT} , R_{FBT} and R_{FBB} . $R_{FBT} = 100k\Omega$ is usually used for balance between noise immunity performance and current consumption on voltage divider.

$$1 = \frac{R_{FBB}}{R_{FBT} + R_{FBB}} \cdot V_{OUT} \quad (1)$$

10.5 PGOOD

The PGOOD function is implemented to eliminate external supervisor or sequencer devices, reducing solution size and BOM cost. Its output goes low when FB voltage is out of



specified PGOOD window or device itself is disabled. There is a rising delay $t_{PGD_DLY(rising)}$ before PGOOD is released (Output high = power OK). When there is a load/line transient, output voltage can experience excursion out of PGOOD window in a very short period. To prevent PGOOD's incorrect behavior, a glitch filter $t_{PGD_DCH(falling)}$ is implemented.

10.6 RT and Switching Frequency

A resistor from RT to AGND is needed to set target switching frequency. **Equation (2)** and **Figure 10-2** can be used to determine the resistance. If synchronization to an external clock is needed, do not apply the signal to RT pin. Instead, EN/SYNC can be used for external clock synchronization.




Figure 10-2 RT and Switching Frequency Relationship

$$R_T(k\Omega) = 2.64 \times 10^4 \times F_{SW}(kHz)^{-1.1} \quad (2)$$

10.7 EN/SYNC for Enable and Precise Input UVLO

EN/SYNC pin is multiplexed to be either precise enable or external clock synchronization. When it is used as precise enable. Start-up and shutdown sequence can be controlled by pulling this pin high or low. Furthermore, precise enable threshold can help build user programmable input UVLO.

When EN pin's voltage is below V_{EN_VCC} , all internal circuitry is disabled and device stays at shutdown mode. The quiescent current is reduced as low as possible to 2 μA (typ.). Rising EN's voltage above V_{EN_VCC} enables internal VCC LDO but device has no switching. After EN rising above V_{EN_H} , the device initiates soft start-up and enters normal operation.

The EN/SYNC pin must be properly terminated and cannot be floating. EN/SYNC can be directly connected to V_{IN} for self-start-up for the simplest design. As shown in **Figure 10-3**, in order to build power up sequence and user programmable input UVLO, resistor dividers can be used to

set appropriate threshold on EN/SYNC pin. The EN/SYNC has 300mV (typ.) hysteresis to help build robust enable or disable function. The EN/SYNC pin can also connect to an external I/O pin for systematical power sequence management.

Equation (3) can be used to calculate resistor values and **Equation (4)** can be used to calculate hysteresis after resistors are selected. V_{IN_R} is the input rising voltage for start-up and V_{IN_HYS} is the hysteresis.

$$R_{ENB} = R_{ENT} \cdot \frac{V_{EN_H}}{V_{IN_R} - V_{EN_H}} \quad (3)$$

$$V_{IN_HYS} = V_{EN_HYS} \cdot \frac{R_{ENT} + R_{ENB}}{R_{ENB}} \quad (4)$$




Figure 10-3 EN/SYNC Configuration for Precise Enable

10.8 EN/SYNC for Synchronization

The EN/SYNC pin can be used to synchronize internal oscillator to an external clock. As shown in **Figure 10-4**, internal oscillator is synchronized to the positive clock edge through C_{SYNC} AC coupling. This will prevent external clock when it is in idle state from interfering input UVLO.

The C_{SYNC} , R_{ENT} and R_{ENB} forms a high-pass filter in frequency domain seen from EN/SYNC pin. From demonstration of **Figure 10-5**, the cross-over frequency is determined by time constant τ , which is the product of C_{SYNC} and parallel resistance R_{ENT}/R_{ENB} . The cross-over frequency of the high-pass filter must be much lower than the external clock frequency. The recommended parallel resistance R_{ENT}/R_{ENB} is 100kΩ. The AC coupling capacitor, C_{SYNC} , can be 1uF.




Figure 10-4 EN/SYNC Configuration for Clock Synchronization




Figure 10-5 EN/SYNC High-pass Filter Demonstration

The device's synchronization frequency range is 200kHz to 2.2MHz. When synchronizing external clock, it should be noted that the R_T resistor needs to set free-run switching frequency equal or below the lowest synchronization clock frequency, as slope compensation is determined by the R_T value.

The amplitude of external clock needs to be higher than V_{EN_SYNC} to trigger internal synchronization pulse detector. An external clock with 3.3V or 5V amplitude can be used on EN/SYNC pin. Moreover, the minimum EN/SYNC rising pulse and falling pulse duration should be longer than t_{SYNC_MIN} , as what has been shown in **Figure 10-6**. Note that it is recommended to control rise/fall time of clock edge to be less than 30ns. Exerting external clock without meeting the requirements could deteriorate synchronization performance.

In order to prevent external clock from interfering the normal start-up, the clock must be off before start-up to allow proper sequencing. Exerting clock after $PGOOD = high$ is recommended.




Figure 10-6 Typical EN/SYNC Waveform with External Clock

10.9 BOOT

The driver of high-side switch requires a voltage higher than V_{IN} to drive its gate. When low-side switch is ON, VCC charges C_{BOOT} through bootstrap diode. When low-side switch is OFF and high-side switch is turning on, C_{BOOT} boosts BOOT's voltage to $SW+V_{CC}$ and charge high-side switch gate.

In order to make proper high-side switch operation, if BOOT's voltage falls below $V_{SW}+V_{BOOT_UVLO}$ when high-side switch is turning on, the high-side switch ON PWM will be ignored and low-side switch is turned on to charge C_{BOOT} . It is suggested to use a 0.1 μ F BOOT capacitor with 10V or higher voltage rating.

For SC81430Q, SC81431Q, SC81431AQ, C_{BOOT} need to be connected to SW by the NC pin, which can help minimize the area of BOOT loop, and achieve good EMC performance.

10.10 Over Current Limit

SC81430Q, SC81431Q, SC81431AQ, SC81434Q and SC81434BQ limit both inductor's peak current and valley current through cycle-by-cycle current limiting. Peak current limit is implemented by sensing the current in high-side switch after a short blanking time. Unlike normal peak current mode control, the peak current limit of high-side switch is not affected by loop slope compensation and remains constant I_{L-HS} over full operational duty cycle.

In terms of valley current limit, the low-side switch's current is sensed and limited. Before low-side switch is turned off, its current is compared with I_{L-LS} . If the current is higher than I_{L-LS} , the low-side switch's ON time is extended until LSFET's current is lower than I_{L-LS} . Then high-side switch is allowed to turn on per duty controlled by compensation loop.



10.11 Short Circuit Protection and Hiccup Mode

The hiccup mode is implemented when device is in extreme overload fault or outputs short circuit. The device enters hiccup mode when the following conditions are met for a hiccup on timer T_{HICUP_ON} :

- Output voltage is below 0.4 (typ.) times nominal output voltage setting;
- The device is not in drop-out state.

In hiccup mode, device turns off both switches for time specified in T_{HICUP_OFF} . After that, SC81430Q, SC81431Q, SC81431AQ, SC81434Q and SC81434BQ try to start up and ramp up output voltage. Hiccup mode helps decrease device's average die temperature under severe short circuit conditions. Refer to **Figure 10-7** for detailed waveform behavior when device is operating in hiccup mode.




Figure 10-7 Hiccup Mode Operation

10.12 Soft-start and Recover from Dropout Operation or Over Current Limit

10.12.1 Soft-start

Soft-start is implemented to limit inrush current as a result of high output capacitance and helps build start-up sequence. After soft-start initiates, internal reference ramps up with a preset slew rate. Therefore, output voltage is controlled and ramped up with slew rate that is dependent on FB divider ratio.

Once soft-start is triggered or re-initiated, the internal reference is reset and ramping up. It takes t_{ss} for reference to ramp from 10% to 90% of its nominal value. The output voltage then follows reference to ramp up accordingly.

In order to prevent negative inductor current from pulling output voltage down at start-up, the device is automatically operating in diode emulation mode, in case output voltage is pre-biased. In diode emulation mode, low-side switch is turned off when its current trips to I_{L-ZC} . Refer to **Figure 10-8** for detailed operation demonstration.




Figure 10-8 Soft-start With No Pre-bias

10.12.2 Recover from Dropout Operation or Over Current Limit

When device's output voltage drops a few percent because input voltage is not sufficient or over current limit is triggered, output voltage ramps up slowly with same slew rate as soft start if input voltage recovers or over current is released. This behavior is called recover from dropout operation or over current limit. The recover is different from normal soft start in following considerations:

- The reference voltage is set to the voltage that is needed to achieve the existing output voltage;
- Hiccup is allowed if device is operating in over current limit. The hiccup timer is disabled in dropout operation;

The **Figure 10-9** describes the behavior of the recover from dropout.




Figure 10-9 Recover from Dropout Operation

10.13 Spread Spectrum

Spread spectrum is a factory option for applications sensitive to EMI. Through implementing triangular spread spectrum, SC81430Q, SC81431Q, SC81431AQ, SC81434Q and SC81434BQ are able to evenly distribute fundamental frequency and its harmonics. Therefore, peak emissions can be eliminated.

10.14 PFM Mode Operation

PFM mode is a factory option designed for applications which light load efficiency is important. In PFM mode,



switching frequency varies with load. When load decreases, switching frequency also decreases to reduce switching loss.

In addition, device turns off low-side switch when its current triggers zero-cross current limit threshold I_{L-ZC} . This prevents inductor current from flowing reversely and improves efficiency further.

10.15 Thermal Shutdown

When device's junction temperature rises above 160°C (typ.), thermal shutdown occurs. In this state, device enters protection by turning off both FETs until die temperature decreases by the thermal shutdown hysteresis T_{SD_HYS} .

The thermal shutdown is a non-latching protection. If the fault persists the device will cycle into and out of thermal shutdown.

10.16 Minimum On/Off Time Operation

10.16.1 Minimum On Time Operation

The SC81430Q, SC81431Q, SC81431AQ, SC81434Q and SC81434BQ family maintains output voltage in regulation even though input to output conversion ratio requires an on-time less than T_{ON_MIN} under high switching frequency setting.

In applications which need on time lower than T_{ON_MIN} , high-side switch's on time is fixed to T_{ON_MIN} . Therefore, the actual switching frequency varies to adapt to required conversion ratio.

10.16.2 Minimum Off Time Operation (Dropout Operation)

The device can maintain output voltage stable when input is very close to output given high switching frequency setting.


In minimum off time operation, SC81430Q, SC81431Q, SC81431AQ, SC81434Q and SC81434BQ keep low-side switch's on time unchanged and is always T_{OFF_MIN} . Therefore, minimum off time is maintained and switching frequency varies with required conversion ratio.

Once input voltage drops when high-side switch's on time is extended to maximum on time T_{ON_MAX} , on time is not extended anymore. Consequently, output voltage tracks below input voltage with a dropout voltage affected by input voltage, output voltage and load current.




11 Application Curves

Unless otherwise specified the following conditions apply: $T_A = 25^\circ\text{C}$ and $V_{in} = 13.5\text{V}$.




$V_{OUT}=5\text{V}$ 400kHz PFM

Figure 11-1. Efficiency Curves




$V_{OUT}=3.3\text{V}$ 400kHz PFM

Figure 11-2. Efficiency Curves




$V_{OUT}=5\text{V}$ 2100kHz PFM

Figure 11-3. Efficiency Curves




$V_{OUT}=3.3\text{V}$ 2100kHz PFM

Figure 11-4. Efficiency Curves




$V_{OUT}=5\text{V}$ 400kHz PFM

Figure 11-5. Switching Frequency versus Output Current




$V_{OUT}=3.3\text{V}$ 400kHz PFM

Figure 11-6. Switching Frequency versus Output Current




$V_{OUT}=5V$ 400kHz PFM

Figure 11-7. Line and Load Regulation




$V_{OUT}=3.3V$ 400kHz PFM

Figure 11-8. Line and Load Regulation




$V_{OUT}=5V$ 400kHz PFM

Figure 11-9. Input Supply Current




$V_{OUT}=3.3V$ 400kHz PFM

Figure 11-10. Input Supply Current




$V_{OUT}=5V$ 400kHz $I_{OUT}=0.3A \rightarrow 2.7A \rightarrow 0.3A$

Figure 11-11. Load Transient




$V_{OUT}=5V$ 400kHz $I_{OUT}=1.5A \rightarrow 3A \rightarrow 1.5A$

Figure 11-12. Load Transient




$V_{OUT}=5V$ 2100kHz $I_{OUT}=0.3A \rightarrow 2.7A \rightarrow 0.3A$

Figure 11-13. Load Transient




$V_{OUT}=5V$ 2100kHz $I_{OUT}=1.5A \rightarrow 3A \rightarrow 1.5A$

Figure 11-14. Load Transient




$V_{IN}=13.5V$ 400kHz $V_{OUT}=5V$

Figure 11-15. Maximum Output Current versus Ambient Temperature(Base on demo)




$V_{IN}=13.5V$ 400kHz $V_{OUT}=3.3V$

Figure 11-16. Maximum Output Current versus Ambient Temperature



$V_{IN}=13.5V$ 2100kHz $V_{OUT}=5V$

Figure 11-17. Maximum Output Current versus Ambient Temperature



$V_{IN}=13.5V$ 2100kHz $V_{OUT}=3.3V$

Figure 11-18. Maximum Output Current versus Ambient Temperature



12 Layout Guide

The PCB layout is critical to get the optimal performance of DC-DC converter. A good PCB layout can improve the robustness and EMI performance of design. For SC81430Q, SC81431Q, SC81431AQ, SC81434Q and SC81434BQ, a buck converter, the loop consisting of power supply, input capacitors and power ground is the most important loop. Because this loop carries the input transient currents that cause the input voltage transient at input capacitors. Bad layout means larger trace inductance that can cause larger voltage transient. Generally, to reduce the PCB inductance, the area of this loop must be small, and the trace must be wide. Figure 12-1 shows a recommended layout.




Figure 12-1. Layout Example

- Place the input capacitor or capacitors as close as possible input pin pairs, and use a wide VIN plane on a lower layer to connect both of the VIN pairs together to the input supply. With the QFN package, there are two VIN/PGND pairs on either side of the package, VIN1 to PGND1 and VIN2 to PGND2, which provides for a symmetrical layout and helps minimize switching noise and EMI generation.
- The VIN, VOUT, and GND paths must be wide and direct as possible to reduce any voltage drops on the input or output paths of the converter and maximizes efficiency.




- Layer of the PCB beneath the top layer with the IC must be a ground plane. This plane acts as a noise shield and a heat dissipation path. Using the layer directly next to the IC reduces the inclosed area in the input circulating current in the input loop, reducing inductance.
- Place C_{VCC} close to the VCC and AGND pins. This capacitor must be routed with short, wide traces to the VCC and AGND pins.
- Place C_{BOOT} close to the BOOT pin, and use wide traces to rout them. It is important to route the SW connection under the device through the gap between VIN1 and BOOT pins, reducing exposed SW node area.
- Keep the copper area connecting the SW pin to the inductor as short and wide as possible. At the same time, the total area of this node must be minimized to help reduce radiated EMI.
- Place R_{FBB} , R_{FBT} , R_{FF} , and C_{FF} , if used, as close as possible to the device. The connections to FB and AGND through R_{FBB} must be short and close to those pins on the device. The connection to VOUT can be somewhat longer. However, this latter trace must not be routed near any noise source (such as the SW node) that can capacitively couple into the feedback path of the converter. For fixed output variants, the FB pin must be directly routed to the output of the device.
- Provide enough PCB area for proper heat sinking. Make the top and bottom PCB layers with two-ounce copper and no less than one ounce. If the PCB design uses multiple copper layers (recommended), thermal vias can also be connected to the inner layer heat-spreading ground planes. Note that the package of this device dissipates heat through all pins. Wide traces must be used for all pins except where noise considerations dictate minimization of area.



MECHANICAL DATA

QFN-12(SC81430Q/ SC81431Q/ SC81431AQ)




	SYMBOL	MIN	NOM	MAX
TOTAL THICKNESS	A	0.8	0.85	0.9
STAND OFF	A1	0	0.02	0.05
MOLD THICKNESS	A2	---	0.65	---
L/F THICKNESS	A3	0.203 REF		
SIDE WETTABLE DEPTH	A4	0.075	---	0.18
LEAD WIDTH	b	0.2	0.25	0.3
BODY SIZE	X	2 BSC		
	Y	3 BSC		
LEAD PITCH	e	0.5 BSC		
	e1	0.65 BSC		
LEAD CENTER TO PKG CENTER	e2	0.175 BSC		
LEAD LENGTH	L	0.3	0.4	0.5
	L1	0.35	0.4	0.45
	L2	1.575	1.625	1.675
SIDE WETTABLE WIDTH	L3	0.01	---	0.09
PACKAGE EDGE TOLERANCE	aaa	0.1		
MOLD FLATNESS	ccc	0.1		
LEAD OFFSET	bbb	0.1		
	ddd	0.05		

Unit: mm



QFN-12(SC81434Q/ SC81434BQ)




		SYMBOL	MIN	NOM	MAX
TOTAL THICKNESS		A	0.8	0.85	0.9
STAND OFF		A1	0	0.02	0.05
MOLD THICKNESS		A2	---	0.65	---
L/F THICKNESS		A3	0.203 REF		
SIDE WETTABLE DEPTH		A4	0.075	---	0.18
LEAD WIDTH		b	0.2	0.25	0.3
BODY SIZE	X	D	2 BSC		
	Y	E	3 BSC		
LEAD PITCH		e	0.5 BSC		
		e1	0.65 BSC		
LEAD CENTER TO PKG CENTER		e2	0.175 BSC		
LEAD LENGTH WITH CHAMFER		L	0.4	0.5	0.6
LEAD LENGTH		L1	0.45	0.5	0.55
		L2	1.45	1.5	1.55
SIDE WETTABLE WIDTH		L3	0.01	---	0.09
PACKAGE EDGE TOLERANCE		aaa	0.1		
MOLD FLATNESS		ccc	0.1		
LEAD OFFSET		bbb	0.1		
		ddd	0.05		

Unit: mm


RECOMMENDED FOOTPRINT

QFN-12(SC81430Q / SC81431Q/ SC81431AQ)



LAND PATTERN EXAMPLE

Unit: mm




LAND PATTERN EXAMPLE


Unit mm



TAPE AND REEL INFORMATION

Carrier Tape

Item	W	P	A0	B0	K0	t	Pin1 Quadrant
Size (mm)	$12.00 +0.30/-0.10$	8.00 ± 0.10	2.20 ± 0.10	3.30 ± 0.10	1.14 ± 0.10	0.30 ± 0.03	Q1

REEL

Item	A	W1	T
Size (mm)	330 ± 1	$12.4 +1/-0$	$2.6 +1/-0$

**IMPORTANT NOTICE AND DISCLAIMER**

Southchip Semiconductor Technology (Shanghai) Co., Ltd. and its subsidiaries (“**SOUTHCHIP**”) provides technical and reliability data (including datasheets), design resources (including reference designs, software), application or other design advice and other resources (“**Resources**”) “**AS IS**” **AND WITH ALL FAULTS**.

The Resources are intended for skilled developers designing with SOUTHCHIP’s products. SOUTHCHIP may provide but **DISCLAIMS WARRANTY FOR** SOUTHCHIP’s technical support or design services for the customers. Customers are solely responsible for (1) selecting and using the appropriate SOUTHCHIP’s products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. SOUTHCHIP **DISCLAIMS RESPONSIBILITY FOR** any claims, damages, costs, losses, liabilities arising out of Customers’ use of the Resources.

SOUTHCHIP’s sample products are provided “**AS IS**” and only for purposes of designing, validating and testing. SOUTHCHIP reserves the right to make changes, corrections, enhancements, modifications and improvements to SOUTHCHIP’s products and/or to the Resources at any time without notice. Customers shall, prior to, mass producing, using or distributing any products of their own that incorporate SOUTHCHIP’s products, obtain the latest relevant information on SOUTHCHIP’s products and thoroughly test such products for purposes of mass production, quality and safety. Use of SOUTHCHIP’s products without a safety design is fully at the risk of Customers, subject only to applicable laws and regulations governing limitations on product liability.