

20W Full-Bridge Power Stage for High-Integrated, High-Efficiency Wireless Power Transmitter

1 Descriptions

The SC5003Q is a highly integrated wireless power transmitter analog front end that contains all of the analog components required to implement a WPC compliant transmitter. The SC5003Q integrates a full-bridge power driver with MOSFETs, current sense amplifier, bootstrap circuit, communication demodulator and protection circuit. The SC5003Q can work with transmitter controller together to create a high-performance wireless power transmitter that complies with both the WPC V1.2.4 Extended Power Profile (EPP) and Baseline Power Profile (BPP).

The system supports foreign object detection (FOD) by continuously monitoring the amount of power transferred and comparing that to the amount of received power, as reported by the receiver. In order to do this, the SC5003Q measures the input DC current very accurately using a current sense amplifier. Besides, the SC5003Q also supports input under-voltage lockout (UVLO), input over-voltage protection (OVLO), over-current protection (OCP) and over-temperature protection (OTP).

The SC5003Q is available in a compact 4 x 4 mm FCQFN21L package.

2 Features

- Support 2V to 20V full bridge input voltage range
- Support 4V to 20V AVIN input voltage range
- Support up to 20W output power
- AEC-Q100 qualified for automotive applications:
Device temperature Grade 1: -40°C to +125°C, T_A
- Integrated four low R_{ds(on)} power FETs
- Integrated FET driver and bootstrap circuit
- Integrated 5V/200mA buck regulator
- Integrated voltage and current demodulation
- Integrated accurate current sense for FOD
- Integrated Q factor detection
- Single-wire digital interface
- UVLO/OVLO/OCP/OTP
- 4mm x 4mm QFN package

3 Applications


- WPC Compliant Wireless Power Transmitter
- Proprietary Wireless Chargers and Transmitter

4 Device Information

Part Number	Package	Dimension
SC5003QQFER	FCQFN21L	4mm x 4mm x0.75mm




5 Typical Application Circuit





6 Terminal Configuration and Functions



TERMINAL		I/O	DESCRIPTION
NUMBER	NAME		
1	PVIN1	I	Input voltage for half-bridge MOSFET. Bypass with a 10 μ F ceramic capacitor to GND.
2	GND	PWR	Power ground.
3	PVIN2	I	Input voltage for half-bridge MOSFET. Bypass with a 10 μ F ceramic capacitor to GND.
4	CSN	I	Input current sense amplifier negative input
5	CSP	I	Input current sense amplifier positive input
6	CSO	O	Current sense amplifier output.
7	IDMO	O	Output of the demodulated 2-kHz communication signal based on current demodulation scheme.
8	PWM1	I	PWM logic input for the Q1 and Q2 as shown in the Block Diagram. Logic HIGH turns on the high-side FET Q1, and turns off the low-side FET Q2. Logic LOW turns on the low-side FET Q2 and turns off the high-side FET Q1



9	PWM2	I	PWM logic input for the Q3 and Q4 as shown in the Block Diagram. Logic HIGH turns on the high-side FET Q3, and turns off the low-side FET Q4. Logic LOW turns on the low-side FET Q4 and turns off the high-side FET Q3
10	QDET	I	Quality factor detection input
11	BST2	I/O	Connect a 0.1 μ F capacitor between BST2 and SW2 to bootstrap a voltage to provide the bias for high side MOSFET driver
12	SW2	O	Switch node of the half-bridge MOSFET.
13	SW1	O	Switch node of the half-bridge MOSFET.
14	BST1	I/O	Connect a 0.1 μ F capacitor between BST1 and SW1 to bootstrap a voltage to provide the bias for high side MOSFET driver.
15	VDM	I	High-pass filter input. Voltage demodulation pin for data packets based on coil voltage variation.
16	VDMO	O	Output of the demodulated 2-kHz communication signal based on voltage demodulation scheme.
17	EN	I	Enable pin. Logic LOW disables the IC. Logic HIGH enables the IC.
18	AVIN	PWR	Input voltage for internal buck converter, Bypass with a 10 μ F ceramic capacitor to GND.
19	VDD	I	Input power supply to internal gate drivers and control circuits. Connect a 1 μ F ceramic capacitor from VDD to GND.
20	BST3	I	Connect a 0.1 μ F capacitor between BST3 and SW3 to bootstrap a voltage to provide the bias for high side MOSFET driver.
21	SW3	I	Switch node of the buck converter.



7 Specifications

7.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

		MIN	MAX	UNIT
Voltage range at terminals ⁽²⁾	AVIN, PVIN1, PVIN2, SW1, SW2, SW3, CSP, CSN	-0.3	22	V
	PWM1, PWM2, CSO, QDET, VDM, VDMO, IDMO, VDD, EN	-0.3	6.5	V
	BST1, BST2, BST3	-0.3	SW+5	V
Temperature Range	Operating Junction, T _J	-40	135	°C
	Storage temperature range, T _{stg}	-65	150	°C

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

7.2 Thermal Information

THERMAL RESISTANCE ⁽¹⁾		QFN-21 (4mm x 4mm)	UNIT
Θ _{JA}	Junction to ambient thermal resistance	44	°C/W
Θ _{JC}	Junction to case resistance	8	°C/W

(1) Measured on JESD51-7, 4-layer PCB.

7.3 Handling Ratings

PARAMETER	DEFINITION	MIN	MAX	UNIT
ESD ⁽¹⁾	Human body model (HBM) ESD stress voltage ⁽²⁾	-2000	2000	V
	Charged device model (CDM) ESD stress voltage ⁽³⁾	-500	500	V

(1) Electrostatic discharge (ESD) to measure device sensitivity and immunity to damage caused by assembly line electrostatic discharges into the device.

(2) Level listed above is the passing level per ANSI, ESDA, and JEDEC JS-001. JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(3) Level listed above is the passing level per EIA-JEDEC JESD22-C101. JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.4 Recommended Operating Conditions

		MIN	TYP	MAX	UNIT
V _{PVIN1} , V _{PVIN2}	Input voltage range for full bridge	2		20	V
V _{AVIN}	Input voltage range for internal buck converter	4		20	V
C _{AVIN} , C _{PVIN1} , C _{PVIN2}	AVIN, PVIN1, PVIN2 Ceramic Capacitor		22		μF
C _{VDD}	VDD Ceramic Capacitor		1		μF
T _J	Operating junction temperature	-40		125	°C



7.5 Electrical Characteristic

$T_J = 25^{\circ}\text{C}$ and $V_{AVIN} = 12\text{V}$, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY VOLTAGE						
V _{AVIN}	Operating voltage		4	20		V
V _{AVIN_UVLO}	AVIN under-voltage lockout threshold	Rising edge		3.8		V
		Falling edge		3.6		V
V _{DD_UVLO}	VDD under-voltage lockout threshold	Rising edge		3.6		V
		Falling edge		3.45		V
V _{IN_OVLO}	PVIN over-voltage lockout threshold	Rising edge		22		V
		Falling edge		20.5		V
I _q	Quiescent current	EN =low (3.8V LDO is alive)		65		μA
VDD CONVERTER						
V _{DD_LDO}				3.8		V
I _{VDD_LIM}			20			mA
BUCK CONVERTER						
V _{DD_BUCK}	Output voltage	V _{AVIN} = 20V, I _{VDD} =200mA	4.8	5	5.2	V
		Trim option		4.6		V
I _{LIM}	High side MOSFET peak current limit			0.7		A
F _{sw}				1.2		MHz
R _{DS(on)}	High side	V _{DD} = 5.0V		400		mΩ
	Low side	V _{DD} = 5.0V		240		mΩ
CURRENT SENSE AMPLIFIER						
G	Gain	R _{SENSE} =20mohm	0.98	1	1.02	V/A
		R _{SENSE} =10mohm	0.98	1	1.02	V/A
		R _{SENSE} =5mohm	0.97	1	1.03	V/A
V _{OO}	CSO output offset voltage	V _{CSP} =V _{CSN} , R _{SENSE} =20mohm		0.25		V
		V _{CSP} =V _{CSN} , R _{SENSE} =10mohm		0.5		V
		V _{CSP} =V _{CSN} , R _{SENSE} =5mohm		1		V
POWER SWITCH						
R _{DS(on)}	SW1 High-side R _{DS(on)}	V _{DD} = 5.0V		14		mΩ
	SW1 Low-side R _{DS(on)}	V _{DD} = 5.0V		14		mΩ
	SW2 High-side R _{DS(on)}	V _{DD} = 5.0V		14		mΩ
	SW2 Low-side R _{DS(on)}	V _{DD} = 5.0V		14		mΩ
SHORT CIRCUIT PROTECTION						
I _{LIM}	High-side current limit threshold			10		A




T _p	Hiccup period		20	ms
EN				
V _{IH}	Input logic high		1.2	V
V _{IL}	Input logic low		0.4	V
R _{EN_PD}	EN internal pull-down resistance		800	kΩ
VDMO, IDMO				
V _{OH}	Output logic high		0.9* V _{DD}	V
V _{OL}	Input logic low		0.1* V _{DD}	V
Q FACTOR DETECTION				
V _{PRESET}	Preset voltage on SW1		2	V
V _{TH_HIGH}	High level detect voltage threshold	Configurable by EN table	200	mV
		Configurable by EN table	150	mV
		Configurable by EN table	100	mV
		Configurable by EN table	50	mV
V _{TH_LOW}	Low level detect voltage threshold	Configurable by EN table	100	mV
		Configurable by EN table	75	mV
		Configurable by EN table	50	mV
		Configurable by EN table	25	mV
TIMING				
T _{HIGH} ⁽¹⁾	High-level pulse duration		10	us
T _{LOW} ⁽¹⁾	Low-level pulse duration		10	us
T _{D(OFF)} ⁽¹⁾	Turn-off delay time		80	us
T _{STORE} ⁽¹⁾	Data storage/accept time period		50	us
THERMAL SHUTDOWN				
T _{SD}	Thermal shutdown temperature		135	°C
	Thermal shutdown hysteresis		25	°C

(1) Guaranteed by design



8 Functional Block Diagram





9 Feature Description

9.1 Current Sense Amplifier

To support foreign object detection (FOD), the SC5003Q senses the average input current to the device. The integrated current sense amplifier can be set to different voltage gain suit to different current sense resistors as Table 1.

Table1 RSENSE vs CSA gain

R _{SENSE}	CSA gain	CSO offset
5mΩ	200	1V
10mΩ	100	0.5V
20mΩ	50	0.25V

The current sense amplifier output has a voltage offset at zero input current. The offset value varies with the CSA gain. For accurate measurement of the input current, MCU need to calibrate this offset.

9.2 PWM Control

The PWM1 input controls the internal MOSFET Q1 and Q2, and the PWM2 input controls the internal MOSFET Q3 and Q4 as shown in the Block Diagram. The PWM1 and PWM2 can independently control the SW1 and SW2 duty cycle and frequency. Please be noted that dead time has already been implemented between Q1 (or Q3) and Q2 (or Q4) internally, so there is no need for dead time between external control signals PWM1 and PWM2.

9.3 Input Under-Voltage Lockout (UVLO)

The UVLO function protects the chip from operating at insufficient power supply. The chip disables all the function if AVIN input voltage is lower than 3.6V (typical) and it doesn't start up again until input voltage is higher than 3.8V (typical).

9.4 Voltage Demodulation

In order to increase the communication reliability in any load condition, the SC5003Q has integrated two demodulation schemes, one based on input average current information and the other based on coil voltage information. The voltage mode envelope detector is implemented using a discrete solution as depicted on Figure1. This simple implementation achieves the envelope detector function low-pass filter as well as the DC filter function.




Fig1. Voltage Demodulation


9.5 Current Demodulation

The current-mode detector takes the modulation information from the average input current. The MCU can detect the demodulation results on VDMO and IDMO pins and then implement the packet decode. The MCU can select either voltage-mode or current-mode signals depending upon which produces the best demodulated signal.

9.6 Q Factor Detection

The SC5003Q integrates an accurate Q factor detection circuit to implement foreign objects detection before the selection phase.

$$Q = \frac{\Delta T * \pi}{10 * \ln \frac{V_{TH_HIGH}}{V_{TH_LOW}}}$$



9.7 Over-Current Protection (OCP)

The SC5003Q integrates a hiccup mode over-current protection. Current of the SW1 high-side FET and SW2 high-side FET are sensed and compared to the current-



limit threshold during every switching cycle. When the sensed current reaches the current-limit threshold, the over-current fault counter is incremented. If the over-current fault counter reaches 8 and overflows, all 4 internal FETs are turned off regardless of the PWM inputs. The IC remains in hiccup mode for a period equal to 20ms typically and then attempts to restart. The hiccup mode OCP protection can reduce the average current greatly to alleviate the thermal issue and to protect the converter. Once the OCP condition is removed, SC5003Q exits hiccup mode and goes back to normal operation.

9.8 Over Temperature Protection (OTP)

The over temperature protection (OTP) prevents the chip from operating at exceedingly high temperatures. When

the silicon die temperature exceeds 125°C, SC5003Q is shut down. When the temperature drops below threshold (typically 100°C), the chip is enabled again.

9.9 Digital Interface (EN pin)

The digital interface is used to implement input high voltage request function and Q factor detection function. If digital interface is not required, the EN pin can also be used as a standard enable pin. Once the device is enabled, Q factor detection is not implemented. The interface counts the rising edges applied to the EN pin and enable the new function according to Table 2.

Table 2 Programming Table

Rising Edges	Function
1	VDM Vth=50mV
0/2	VDM Vth=40mV
3	VDM Vth=20mV
4	VDM Vth=10mV
0/5	Set VTH_HIGH to 200mV
6	Set VTH_HIGH to 150mV
7	Set VTH_HIGH to 100mV
8	Set VTH_HIGH to 50mV
0/9	Set VTH_LOW to 100mV
10	Set VTH_LOW to 75mV
11	Set VTH_LOW to 50mV
12	Set VTH_LOW to 25mV
13	Enable Q factor detection (When QDET enable, VDMO used as QDET output)
0/14	Disable Q factor detection (When QDET disable, VDMO used as output of demodulation)
0/15	Enable VIN OVLO function
16	Disable VIN OVLO function
17	High side and low side dead time=20ns
0/18	High side and low side dead time=40ns
19	High side and low side dead time=60ns
20	High side and low side dead time=80ns
21	Driver speed slowest



22	Driver speed slow
0/23	Driver speed fast
24	Driver speed fastest
25	$R_{SENSE}=20\text{mohm}$
0/26	$R_{SENSE}=10\text{mohm}$
27	$R_{SENSE}=5\text{mohm}$
28	$VDD=4.6\text{V}$
0/29	$VDD=5\text{V}$
30	OCP decrease 1A
0/31	Default OCP
0/32	IDM $V_{th}=4\text{mV}$
33	IDM $V_{th}=8\text{mV}$
34	IDM $V_{th}=16\text{mV}$
35	IDM $V_{th}=32\text{mV}$

10 Application Information

10.1 Input Current Sense

The SC5003Q senses the average input current to the device. The recommended current sense resistor is 10mΩ/20mΩ. Resistor of 1% or higher accuracy and low temperature coefficient is recommended.

The resistor power rating and temperature coefficient should also be considered. The power dissipation is roughly calculated as $P=I^2R$, and I is the highest current flowing through the resistor. The resistor power rating should be higher than the calculated value.

The current sense amplifier output has a voltage offset at zero input current. The offset value varies with the CSA gain. And please be noted that this offset may vary a little from one chip to another, so when MCU is calibrating this offset, it is highly recommended to use ADC to sense this offset instead of using fixed offset showed in Table 1.

Figure 3 shows the internal current sense output (CSO) voltage over the sensed current based on different sense resistor. The input current to CSO current gain will be 1V/A.




Fig3. CSO Voltage over Sense Current

10.2 Voltage/Current Demodulation

SC5003Q integrates simultaneous voltage and current demodulation based on coil voltage and input average current separately. Compared with the discrete demodulation solution, SC5003Q need much less number of external components.

Figure4 shows a typical circuit for voltage demodulation. D1/R3/R5/C4 is an envelope demodulation of the LC tank voltage. R2/C3 is a RC filter which can filter the high frequency switching noise while keep the 2 kHz communication signal. C2 is a DC blocking capacitor which passes through only the ac signal to the internal demodulator.




Fig4. Voltage Demodulation

Figure5 shows a typical communication packet, which is comprised of a preamble, a header, the actual message, and a checksum, as defined by the WPC standard.




Fig5. VDMO/IDMO Demodulation Output



11 Layout Guide

Here are the guidelines to follow:

- Make routing loop as small as possible, especially the power loop, to minimize EMI noises.
- Widen the copper between SW1, SW2 and LC tank, because high current in the LC tank can cause power losses on the traces and hence low efficiency. Moreover, the PVIN1/2 routing should be as wide as possible.
- The input current sense traces should be connected to the current sense resistor's pads in Kelvin sense way as below, and routed in parallel (differential routing).
- Place small-size input capacitors as close as possible between the PVIN1/2 pins and PGND pin. These capacitors can effectively filter out high-frequency noises due to their low ESR and ESL. Please refer to C14 and C19 in Figure 6.





Fig6. Top Layer




12 MECHANICAL DATA


FCQFN21L (4x4x0.75)



TOP VIEW



BOTTOM VIEW




SIDE VIEW

SYMBOL	MILLIMETER		
	MIN	NOM	MAX
A	0.70	0.75	0.80
A1	0	0.02	0.05
b	0.15	0.20	0.25
b1	0.14REF		
c	0.203REF		
D	3.90	4.00	4.10
e	0.40BSC		
e1	0.76BSC		
E	3.90	4.00	4.10
Nd	2.80BSC		
Ne	1.52BSC		
L	0.35	0.40	0.45
L1	1.75	1.80	1.85



13 MECHANICAL DATA

FCQFN21L (4x4x0.75)



Notes:

A: All linear dimensions are in millimeters

B: Publication IPC-7351 is recommended for alternate designs

C: Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad

**Important Notice and Disclaimer**

Southchip Semiconductor Technology (Shanghai) Co., Ltd. and its subsidiaries (“**SOUTHCHIP**”) provides technical and reliability data (including datasheets), design resources (including reference designs, software), application or other design advice and other resources (“**Resources**”) “**AS IS**” AND WITH ALL FAULTS.

The Resources are intended for skilled developers designing with SOUTHCHIP’s products. SOUTHCHIP may provide but **DISCLAIMS WARRANTY FOR** SOUTHCHIP’s technical support or design services for the customers. Customers are solely responsible for (1) selecting and using the appropriate SOUTHCHIP’s products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. SOUTHCHIP **DISCLAIMS RESPONSIBILITY FOR** any claims, damages, costs, losses, liabilities arising out of Customers’ use of the Resources.

SOUTHCHIP’s sample products are provided “**AS IS**” and only for purposes of designing, validating and testing. SOUTHCHIP reserves the right to make changes, corrections, enhancements, modifications and improvements to SOUTHCHIP’s products and/or to the Resources at any time without notice. Customers shall, prior to, mass producing, using or distributing any products of their own that incorporate SOUTHCHIP’s products, obtain the latest relevant information on SOUTHCHIP’s products and thoroughly test such products for purposes of mass production, quality and safety. Use of SOUTHCHIP’s products without a safety design is fully at the risk of Customers, subject only to applicable laws and regulations governing limitations on product liability.