

Dual-Outputs 6-A Buck Converter with Integrated DCP Scheme

1 Description

The SC8103 is a high efficiency synchronous buck converter with a wide input voltage from 4.6V to 36V. The SC8103 regulates the output voltage by setting the divider resistor. It also provides high accurate output current limit. The converter enters Constant Current (CC) Mode in case output current reaches the setting current limit. The output power can be programmed to 18W by a resistor. The Constant Power (CP) control makes it easy to fulfil the power profile requirement of fast charge.

The SC8103 adopts programmable frequency setting and operating modes selection for PWM and PFM with minimum external components. The SC8103 also supports full protections including input under voltage protection, output over voltage protection, short current protection and auto-restart, over temperature protection.

The SC8103 adopts 32 pin QFN 5x5 package.

3 Applications

- Car Charger
- Multi-Ports Wall Charger
- Hub
- Industrial applications


2 Features

- Wide input operating voltage from 4.6V to 36V
- 27mΩ/27mΩ Low Rdson Internal Power MOSFETs
- Max output current capacity with 4.5A
- 100% duty cycle operation
- Low quiescent current
- Programmable output power limit
- PFM/PWM mode selection
- Adjustable frequency 80kHz to 600kHz
- Hiccup and auto-restart
- Full protection of UVLO, OVP, OCP, OTP
- Available in QFN-32 5x5 Package

4 Device Information

ORDER NUMBER	PACKAGE	BODY SIZE
SC8103QDJR	32 pin QFN	5 mm x 5 mm x 0.75 mm

6 Terminal Configuration and Functions



QFN 32 Package Reference

(Top View)

TERMINAL		I/O	DESCRIPTION
NUMBER	NAME		
1	EN	I	Enable logic input. Logic high level enables the device and logic low level disables the device.
2	DP2	I/O	D+ data line to USB connector 1, used for hand-shaking with portable devices.
3	DM2	I/O	D- data line to USB connector 1, used for hand-shaking with portable devices.
4	DP1	I/O	D+ data line to USB connector 2, used for hand-shaking with portable devices.
5	DM1	I/O	D- data line to USB connector 2, used for hand-shaking with portable devices.
6	NC		Floating
7	PWR	I	Output power limit pin. Setting the output power limit by connecting a resistor to GND
8	SNS1P	I	Positive end of output 1 current sense amplifier.
9	SNSN	I	Negative end of output current sense amplifier.
10	SNS2P	I	Positive end of output 2 current sense amplifier.
11	NC		Floating
12	MODE	I	Mode selection pin. Logic high level sets the device working in PWM mode; logic low level or floating sets the device working in PFM mode.

13	FREQ	I	The operation frequency is programmed by a resistor between this pin and AGND.
14	FB	I	Output voltage feedback. Connect the center of two divider resistor to program the output voltage. Output voltage be configured for fixed 5.1V with FB pin connected to GND.
15	AGND	I/O	Analog Ground.
17	VOUT	I	Output node of the Buck.
18	BOOT	PWR	Connect a capacitor between BT and SW to bootstrap a voltage to provide the bias for high side MOSFET driver.
16, 19, 25, 26, 27, 28	SW	PWR	Switching node.
20~24	PGND	PWR	Power ground.
29, 30, 31	VIN	I	Input node of Buck. Connect a 10 μ F ceramic capacitor from VIN to PGND pin.
32	VCC	PWR	Output of internal regulator to provide 5.2V voltage for the bias voltage of internal gate drivers. Connect a 1 μ F ceramic capacitor from VCC to PGND pin.

7 Specifications

7.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

		MIN	MAX	UNIT
Voltage range at terminals ⁽²⁾	VIN, VOUT, EN	-0.3	42	V
	SW	-1	42	V
	FB, DP1, DM1, DP2, DM2, VCC, MODE, FREQ, PWR, SNS1P, SNSN, SNS2P	-0.3	6.5	V
	BOOT	-0.3	50	V
Temperature Parameters	Operating Junction, T _J	-40	150	°C
	Storage temperature range, T _{stg}	-65	150	°C
	Continuous power dissipation (TA=25°C), P _D ⁽³⁾		3.2	W
	Junction to ambient thermal resistance, T _{θJA} ⁽³⁾	39		°C/W
	Junction to case (top) thermal resistance, T _{θJC} ⁽³⁾	18		°C/W

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

(3) Measured on JESD51-7, 4-layer PCB.

7.2 Handling Ratings

PARAMETER	DEFINITION	MIN	MAX	UNIT
ESD ⁽¹⁾	Human body model (HBM) ESD stress voltage ⁽²⁾ for DP/DM pin	-8	8	kV
	Human body model (HBM) ESD stress voltage for other pins	-2	2	kV
	Charged device model (CDM) ESD stress voltage ⁽³⁾	-750	750	V

(1) Electrostatic discharge (ESD) to measure device sensitivity and immunity to damage caused by assembly line electrostatic discharges into the device.

(2) Level listed above is the passing level per ANSI, ESDA, and JEDEC JS-001. JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(3) Level listed above is the passing level per EIA-JEDEC JESD22-C101. JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

		MIN	TYP	MAX	UNIT
V _{IN}	Input voltage range	4.6		36	V
V _{OUT}	Output voltage range	3		36	V
C _{IN}	Input Capacitance	30	100		μF
C _{OUT}	Output capacitance	30	220		μF
L	Inductance	2.2		22	μH
R _{SNS1/2}	Current Sensing Resistor	5			mΩ

f_{sw}	Operating frequency range	80	150	600	kHz
T_J	Operating junction temperature	-40		125	°C

7.4 Electrical Characteristic


T_J= 25°C and V_{IN} = 12V, V_{OUT} = 5.1V, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY VOLTAGE						
V _{IN}	Operating voltage		4.6		36	V
V _{IN_UVLO}	Under voltage lockout threshold	Rising edge		4.35	4.5	V
		Falling edge		4.2	4.4	V
I _Q	Quiescent current into VIN	EN= high, no switching		300		μA
I _{SD}	Shutdown current into VIN	EN = low		2	4	μA
OUTPUT						
V _{OUT}	Operating voltage		3		36	V
		FB connected to GND	5.05	5.10	5.15	V
V _{FB_REF}	FB reference voltage		1.208	1.22	1.232	V
V _{Line_Drop}	Line drop compensation	I _{OUT} = 2.4A, RSNS=20Mω FB connected to GND		120	140	mV
VCC AND DRIVER						
V _{CC}	VCC clamp voltage		4.9	5.2	5.5	V
I _{VCC_LIM}	VCC current limit	V _{CC} = 5.2V	40			mA
DT1	Dead time for HD off to LD on	V _{CC} = 5.2V		25		ns
DT2	Dead time for LD off to HD on	V _{CC} = 5.2V		25		ns
POWER SWITCH						
R _{DS(on)}	High-side MOSFET on-resistance	VCC=5.2V		27		mΩ
	Low-side MOSFET on-resistance	VCC=5.2V		27		mΩ
CURRENT LIMIT						
I _{LIM_Peak}	Internal peak current limit		10			A
V _{LIM_OUT}	Output current limit threshold	RSNS=20mΩ	54.4	56	58.6	mV
P _{LIM_OUT}	Output power limit accuracy	VIN=12V, VOUT=5.1V	-10%		10%	
SWITCHING FREQUENCY						
f _{SW}	Switching frequency		80		600	kHz
		R _{FREQ} = Floating		120		kHz
SOFT START						
t _{SS}	Internal soft-start time	VOUT from 10% to 90%		5	8	ms
BC1.2 DCP MODE						
R _{DPM_short}	DP/DM short resistor		5	10	20	Ω
DIVIDER MODE						
V _{DP_divider}	DP output voltage		2.57	2.75	2.84	V
V _{DM_divider}	DM output voltage		2.57	2.75	2.84	V
Z _{DP_divider}	DP output impedance		24	30	36	kΩ
Z _{DM_divider}	DM output impedance		24	30	36	kΩ
1.2V/1.2V MODE						
V _{DPM_1.2V}	DP/DM output voltage		1.1	1.2	1.3	V
Z _{DP_1.2V}	DP output impedance		70	100	130	kΩ
Z _{DM_1.2V}	DM output impedance		70	100	130	kΩ

LOGIC CONTROL						
V _{EN_R}	EN rising threshold			1.2		V
V _{EN_F}	EN falling threshold		0.9	1.0	1.1	V
V _{MODE_L}	MODE logic low voltage		0.4			V
V _{MODE_H}	MODE logic high voltage			1.2		V
PROTECTION						
OVP	Output over voltage protection	FB connected to feedback network	108%	110%	112%	
		FB connected to GND	5.5	5.55	5.61	V
V _{HICP}	Hiccup trigger threshold voltage			2.0		V
T _{HICP_ON}	On time of Hiccup Mode	V _{OUT} <2.0V	15	20	25	ms
T _{HICP_OFF}	Off time of Hiccup Mode	V _{OUT} <2.0V	400	500	600	ms
THERMAL SHUTDOWN						
T _{SD}	Thermal shutdown temperature ⁽¹⁾			165		°C
	Thermal shutdown hysteresis ⁽¹⁾			15		°C

(1) Guarantee by design

8 Functional Block Diagram



9 Detailed Description

The SC8103 is a dual-output synchronous buck converter with a wide input voltage range. The SC8103 is configured to provide a fixed 5-V or customized output voltage programmed by FB pin. The max output current can be programmed by RSNS with $\pm 5\%$ current limit accuracy.

The SC8103 operates in a fixed frequency current mode control to regulate the output voltage in Constant Voltage (CV) mode. If output current reaches its limit, the SC8103 enters Constant Current (CC) mode while output voltage drops. If the output current still goes larger, SC8103 enters hiccup as short circuit protection when output voltage is lower than 2V. The SC8103 adopts fixed line compensation and programmable operating frequency for different user's application. The internal loop compensation simplifies the design process and save the external components.

The SC8103 works in two different modes: PFM and PWM mode. In PFM mode, high efficiency can be achieved in light load condition. In PWM mode, the switching frequency is same both for light load and heavy load conditions and output ripple can be reduced.

9.1 Feature Description

9.1.1 Enable and Programmable UVLO

The SC8103 has an enable control pin EN: pulling it high enables the IC and pulling it low disables the IC. Connect EN to VIN for automatic startup.

EN pin can also be reused for VIN under voltage protection. Connecting the center tape of the divider resistors between VIN and GND programs the VIN under voltage threshold and restart voltage, as shown in Figure. 3

The VIN under voltage threshold can be calculated as the following equation.

$$V_{IN_LOW} = 1.0V \times \left(1 + \frac{R_{IN1}}{R_{IN2}}\right)$$

When the input voltage is higher than the startup threshold, the SC8103 goes back to normal operation.

$$V_{IN_HIGH} = 1.2V \times \left(1 + \frac{R_{IN1}}{R_{IN2}}\right)$$




Figure.3 UVLO Threshold Programming

9.1.2 Startup and Shutdown

The SC8103 integrates an internal circuit that controls the ramp up of output voltage during start-up and prevents the

converter from the large inrush current. During the startup phase, the internal soft-start circuit increases the voltage on FB pin gradually so that the output voltage slope follows the FB pin voltage slope until the target voltage is reached.

9.1.3 Mode Selection

The SC8103 integrates two different operating modes: PWM mode and PFM mode.

In PWM mode, SC8103 always works in constant frequency for the whole load range, which can achieve the best output voltage performance. The efficiency is low since negative inductor current appears at light load condition.

In power save mode with pulse frequency modulation (PFM), the efficiency can be improved at light load condition while output voltage ripple can be a little larger compared with PWM operation.

9.1.4 Output Voltage Setting

The SC8103 can be configured for two fixed 5.05V output ports with FB pin connected to GND. The output voltage can also be configured for customized values by using external feedback resistors. The FB status is only detected when IC is powered up, so the FB configuration setting is latched and cannot be changed until SC8103 is powered down and restart again.

If alternative output voltage is required, the following equation can be used to calculate the divider resistor.

$$V_{OUT} = V_{FB_REF} \times \left(1 + \frac{R_{UP}}{R_{DOWN}}\right)$$

Where:

V_{FB_REF} = Internal reference voltage 1.22V

R_{UP} and R_{DOWN} = Resistor divider at FB connected to VOUT and AGND.

9.1.5 Line Drop Compensation

The SC8103 is capable of compensating the output voltage drop, caused by a long trace, to keep a fairly constant 5V load-side voltage. The internal comparator compares the voltages across the two sense resistors and selects the larger one to compensate the line drop. This function is enabled when FB pin is connected to AGND

When using default 20m Ω output sensing resistor, the SC8103 provides 44mV/A fixed line drop compensation rate for long cables, as shown in Figure 4. The line drop compensation amplitude increases linearly as the load current increasing.




Figure.4 Line Drop Compensation vs. Sensing Voltage

9.1.6 Switching Frequency

The switching frequency can be set by a resistor between FREQ pin and GND. Figure.5 shows the relationship between operating frequency and resistor value.




Figure.5 Switching Frequency vs. Setting Resistor

For minimal external components and simplifying the design process, the SC8102 also supports 120-kHz operating frequency if FREQ pin is floating.

9.1.7 Output Power Limit

The output power limit can be set by connecting a resistor between PWR pin and GND. The following table shows the relationship between output power limit and the resistor.

Table. 1 Relationship between R-PWR and power limit

R-PWR	82 KΩ	100 KΩ	120 KΩ
Pout(typ.)	28W	24W	20W

The output power limit function helps customer to control the total power delivery of the system. Especially in the application of fast charge, the total power delivery should be same even though the VOUT is different. Due to this function, the output current limit can be different according to different output voltage.

9.1.8 Constant Voltage / Constant Current Mode

SC8103 operates either in CV (constant voltage) mode or CC (constant current) mode and automatically changes from CV to CC smoothly. In CV mode, SC8103 regulates the output voltage. As long as output current limit threshold is reached, SC8103 enters CC mode and the output voltage drops while output current is clamped at the setting values.

SC8103 both monitors the two output ports current limit. In case either of the two outputs current reaches setting current limit, SC8103 enters CC mode.

The current limit can be set by the current sensing resistors by the following equation.

$$I_{LIM_OUT} = \frac{56mV}{RSNS}$$

Where, RSNS is the value of current sense resistor.

Usually, the BC1.2 mode limit is set at 2.8A by default with an external sensing resistor RSNS=20mΩ. When the voltage drop across the sensing resistor gets higher than 54mV, the driver is turned off and in this way, the output current is limited. Table 2 shows some typical RSNS value and output current limit relationship.

Table. 2 Relationship between RSNS and current limit

RSNS	Output Current Limit
16mΩ	3.5A
20mΩ	2.8A
24mΩ	2.33A
30mΩ	1.87A

9.1.9 Under-Voltage Lockout (UVLO)

The UVLO function protects the chip from operating at insufficient power supply. The chip disables all the function if input voltage is lower than 4.0V and it doesn't start up again until input voltage is higher than 4.2V.

9.1.10 Output Over-Voltage Protection

SC8103 adopts an output over-voltage protection (OVP) with ±1% accuracy. When FB pin is connected to GND, in case the output voltage is higher than 5.55V, the buck converter stops switching until OVP status is removed. When FB is connected with two divider resistors, OVP is triggered in case the FB voltage is higher than 110% normal reference voltage.

9.1.11 Short Circuit Protection and Hiccup

The SC8103 integrates a hiccup mode which is triggered once the output voltage is lower than 2V. In hiccup mode, SC8103 periodically stops switching for 500ms and then tries to restart with output current increasing to current limit for 20ms. This protection mode is especially useful when the

output is dead-shortened to ground. The average short-circuit current is greatly reduced to alleviate the thermal issue and to protect the converter. Once the short-circuit condition is removed, SC8103 exits hiccup mode and goes back to normal operation.

9.1.12 Over Temperature Protection

The over temperature protection (OTP) prevents the chip from operating at exceedingly high temperatures. When the silicon die temperature exceeds 165 °C, SC8103 is shut down. When the temperature drops below threshold (typically 150°C), the chip is enabled again.

10 Application Information

10.1 Input and Output Capacitor Selection

The input current to the Buck converter is discontinuous, therefore the input capacitor should be carefully selected. At least 30μF input capacitor is required for small input voltage ripple and stability. The input capacitor can be electrolytic, tantalum or ceramic. MLCC ceramic capacitor has good high frequency filtering with low ESR, above 60 μF X5R or X7R capacitors with higher voltage rating than operating voltage with margin is recommended. A 10μF ceramic capacitor must be placed close to IC's VIN pin, to improve the high frequency performance (stability and EMI radiation).

To avoid input hot swapping spike, a low ESR aluminum electrolytic or solid capacitor is recommend to suppress the input voltage spike. Aluminum solid capacitor is highly recommend to improve efficiency.

The input voltage ripple caused by the capacitance can be calculated by:

$$\Delta V_{IN} = \frac{I_{OUT}}{f_{SW} \times C_{IN}} \times \frac{V_{OUT}}{V_{IN}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$

The output voltage ripple is estimated as the following equation

$$\Delta V_{OUT} = \frac{V_{OUT}}{f_{SW} \times L} \times \left(R_{ESR} + \frac{1}{8 \times f_{SW} \times C_{OUT}}\right) \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$

The output capacitor is recommended to be larger than 100μF. An 150~330uF with low ESR aluminum solid capacitor is highly recommend to improve efficiency, lifetime and stability. Avoid using only MLCC ceramic capacitors which may cause instability. If must, try to use external FB and connect a feedforward capacitor between FB and VOUT.

10.2 Inductor Selection

For better power limit regulation, a larger inductance is recommend to make sure the system operates in CCM mode at the max load, especially the max VIN and the max VOUT. The min inductance is calculated as follows:

$$L \geq \frac{V_{OUT}}{2I_{OUT} \times f_{SW}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$

The inductor DC resistance value (DCR) affects the conduction loss of switching regulator, so around 10mΩ DCR is recommended for the first selection. If the current is relatively small, high DCR inductor can be selected. But if switch current is high, just like around 10A, then select the lowest DCR inductor as much as possible because 10mΩ DCR also causes 1W power loss.

The inductor saturation current I_{SAT} should be higher than input / output current with sufficient margin.

10.3 PCB Layout Guide

For best performance, PCB layout should be carefully designed to avoid instability, noise and EMI. Minimizing the area of alternating current and voltage loops in the layout

helps reduce EMI. For a BUCK converter, the critical loop area is showed in figure 6:




Figure.6 Minimizing the critical path helps mitigate EMI




Figure.7 A layout example of SC8103

Here shows some guidelines for reference:

- 1) The input capacitor (CVIN, 10uF, MLCC) should be close to IC to minimize the critical path area and make sure the current flows through the CVIN first, then VIN pin.
- 2) The VCC capacitor (CVCC, 1uF, MLCC) should be close to VCC pin and connected to PGND pin directly, to avoid noise and instability.
- 3) The power limit resistor and line drop compensation resistor (R-PWR) are sensitive, it should be close to the corresponding pin (keep away from switching node) and connected to AGND pin directly.
- 4) The FB feedback resistor should be close to FB pin and be away from switching node. A feed-forward capacitor is highly recommended to prevent instability.
- 5) The current sense traces should be connected to the current sense resistor's pads in Kelvin sense way as below, and routed in parallel (differential routing)




Figure.8 Current sense

- 6) The RC snubber is connected between SW and PGND to absorb switching noise. The snubber should be close to SW and GND pin and minimize the loop area to optimize EMI.
- 7) The boot capacitor should be close to SW and BOOT pin
- 8) The SNSN, AGND and PGND are in the same physical net, be careful when using copper pour.

Here shows some reference designs:





Figure.9 Reference design with internal 5.02V output









Figure.10 Reference design with fast charge Application

Packaging Information

QFN32L(0505x0.75-0.50)



SYMBOL	MILLIMETER			SYMBOL	MILLIMETER		
	MIN	NOM	MAX		MIN	NOM	MAX
A	0.70	0.75	0.80	E	4.90	5.00	5.10
A1	0.00	0.02	0.05	E2	3.70	3.80	3.90
b	0.20	0.25	0.30	E3	4.15	4.25	4.35
b1	0.18REF			E4	1.80	1.90	2.00
c	0.203REF			Ne	3.50BSC		
D	4.90	5.00	5.10	L	0.30	0.35	0.40
D2	1.65	1.75	1.85	L1	0.10	0.15	0.20
D3	1.575	1.675	1.775	K	0.30	0.35	0.40
D4	1.15	1.25	1.35	K1	0.20	0.25	0.30
D5	0.475	0.525	0.575	K2	0.20	0.25	0.30
e	0.50BSC			K3	0.225	0.275	0.325
Nd	3.50BSC			R	0.20REF		
				h	0.30	0.35	0.40

QFN32L(0505x0.75-0.50)

Figure 1: Example Via layout design. The figure shows two views of a PCB layout. The top view is a top-down layout of a rectangular board with dimensions 5.00 by 3.50. It features a central rectangular area with dimensions 3.75 by 1.74. The board is populated with various components, including a central component with dimensions 0.39 by 1.62. The bottom view is a bottom-up layout showing a 2x5 grid of circular vias. The vias are spaced 0.75 apart horizontally and 0.45 apart vertically. A central via is marked with a crosshair. The bottom view is labeled "Example Via layout design Via layout may vary depending on layout constraints".

NOTES:

- A. All linear dimensions are in millimeters
- B. Publication IPC-7351 is recommended for alternate designs
- C. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad
- D. Delete NC pad (6,11) for the sake of shortage safety (prevent damage caused by close pin shortage)